

Declarative semantics for concurrency

Ori Lahav

Viktor Vafeiadis

28 August 2017

An alternative way of defining the semantics

Declarative/axiomatic concurrency semantics

- ▶ Define the notion of a program *execution*
(generalization of an execution trace)
- ▶ Map a program to a set of executions
- ▶ Define a *consistency* predicate on executions
- ▶ Semantics = set of consistent executions of a program

Exception: “catch-fire” semantics

- ▶ Existence of at least one “bad” consistent execution implies undefined behavior.


Executions

Events

- ▶ Reads, Writes, Updates, Fences

Relations

- ▶ Program order, po (also called “sequenced-before”, sb)
- ▶ Reads-from, rf



Definition (Label)

A *label* has one of the following forms:

$$R\ x\ v_r \quad W\ x\ v_w \quad U(x\ v_r\ v_w) \quad F$$

where $x \in \text{Loc}$ and $v_r, v_w \in \text{Val}$.

Definition (Event)

An *event* is a triple $\langle id, i, l \rangle$ where

- ▶ $id \in \mathbb{N}$ is an event identifier,
- ▶ $i \in \text{Tid} \cup \{0\}$ is a thread identifier, and
- ▶ l is a label.

Definition (Execution graph)

An *execution graph* is a tuple $\langle E, po, rf \rangle$ where:

- ▶ E is a finite set of events
- ▶ po (“*program order*”) is a partial order on E
- ▶ rf (“*reads-from*”) is a binary relation on E such that:
 - ▶ For every $\langle w, r \rangle \in rf$
 - ▶ $typ(w) \in \{W, U\}$
 - ▶ $typ(r) \in \{R, U\}$
 - ▶ $loc(w) = loc(r)$
 - ▶ $val_w(w) = val_r(r)$
 - ▶ rf^{-1} is a function
(that is: if $\langle w_1, r \rangle, \langle w_2, r \rangle \in rf$ then $w_1 = w_2$)


Some notations

Let $G = \langle E, po, rf \rangle$ be an execution graph.

- ▶ $G.E \triangleq E$
- ▶ $G.po \triangleq po$
- ▶ $G.rf \triangleq rf$
- ▶ $G.R \triangleq \{r \in E \mid \text{typ}(r) = R \vee \text{typ}(r) = U\}$
- ▶ $G.W \triangleq \{w \in E \mid \text{typ}(w) = W \vee \text{typ}(w) = U\}$
- ▶ $G.RMW \triangleq \{u \in E \mid \text{typ}(u) = U\}$
- ▶ $G.F \triangleq \{f \in E \mid \text{typ}(f) = F\}$
- ▶ $G.R_x \triangleq G.R \cap \{r \in E \mid \text{loc}(r) = x\}$
- ▶ ...

Mapping programs to executions: Example

Store buffering (SB)

$$\begin{array}{l} x = y = 0 \\ x := 1 \parallel y := 1 \\ a := y \parallel b := x \end{array}$$


Mapping programs to executions: Definition

- ▶ The thread subsystem associates a *sequential* execution graph to every command.
- ▶ A program execution is obtained by joining the sequential execution graphs of the constituent threads.

Definition

An execution graph G is called *sequential* if the following hold:

- ▶ $\text{tid}(a) = 0$ for every $a \in G.E$
- ▶ $G.\text{po}$ is a total order on $G.E$
- ▶ $G.\text{rf} = \emptyset$

From commands to sequential execution graphs

Initial execution graph: G_\emptyset - the empty graph

$$\begin{array}{c} \text{SILENT} \\ \frac{c, s \xrightarrow{\varepsilon} c', s'}{c, s, G \Rightarrow c', s', G} \end{array} \qquad \begin{array}{c} \text{NON-SILENT} \\ \frac{c, s \xrightarrow{l} c', s' \quad l \neq \varepsilon \\ a = \langle n, 0, l \rangle \\ n \notin \{\text{id}(b) \mid b \in G.E\}}{c, s, G \Rightarrow c', s', \text{Add}(G, a)} \end{array}$$

where $\text{Add}(G, a)$ is the execution graph G' given by:

- ▶ $G'.E = G.E \uplus \{a\}$
- ▶ $G'.\text{po} = G.\text{po} \cup (G.E \times \{a\})$
- ▶ $G'.\text{rf} = G.\text{rf}$

Definition (Execution graph of a command)

G is a an execution graph of a command c with a final store s if $c, s_0, G_\emptyset \Rightarrow^* \text{skip}, s, G$.

Mapping programs to executions: Definition

Definition (Thread restriction)

Given $i \in \text{Tid}$ and an execution graph G , G^i denotes the sequential execution graph obtained by restricting G to the events $\{a \in G.E \mid \text{tid}(a) = i\}$, modifying their thread identifiers to 0, and discarding all **rf**-edges.

Definition (Execution graph of a program)

G is an execution graph of a program P (with an outcome O) if G^i is an execution of $P(i)$ (with final store $O(i)$) for every $i \in \text{Tid}$.

Consistency predicate

Let X be some consistency predicate (on execution graphs)

Definition (Allowed outcome under a declarative model)

An outcome O is *allowed* for a program P under X if there exists an execution graph G such that:

- ▶ G is an execution graph of P with outcome O .
- ▶ G is X -consistent.

Exception: “catch-fire” semantics

... or if there exists an execution graph G such that:

- ▶ G is an execution graph of P .
- ▶ G is X -consistent.
- ▶ G is “bad”.

Completeness

The most basic consistency condition:

Definition (Completeness)

An execution graph G is called *complete* if

$$\text{codom}(G.\text{rf}) = G.R$$

i.e., *every* read reads from *some* write.

Sequential consistency

the result of any execution is the same as if the operations of all the processors were executed in some sequential order, respecting the order specified by the program [Lamport, 1979]

Sequential consistency [Lamport]

Definition

Let sc be a total order on $G.E$. G is called *SC-consistent* wrt sc if the following hold:

- ▶ If $\langle a, b \rangle \in G.po$ then $\langle a, b \rangle \in sc$.
- ▶ If $\langle a, b \rangle \in G.rf$ then $\langle a, b \rangle \in sc$ and there does not exist $c \in G.W_{loc}(b)$ such that $\langle a, c \rangle \in sc$ and $\langle c, b \rangle \in sc$.

Definition

An execution graph G is called *SC-consistent* if the following hold:


- ▶ G is complete.
- ▶ G is SC-consistent wrt some total order sc on $G.E$.

SB example


Store buffering (SB)

$$\begin{array}{l} x = y = 0 \\ x := 1 \parallel y := 1 \\ a := y \parallel b := x \end{array}$$

Allowed



Forbidden



Sequential consistency (Alternative)

Definition (Modification order (aka coherence order))

mo is called a *modification order* for an execution graph G if $mo = \bigcup_{x \in Loc} mo_x$ where each mo_x is a total order on $G.W_x$.

Definition (Alternative SC definition)

An execution graph G is called *SC-consistent* if the following hold:


- ▶ G is complete
- ▶ There exists a modification order mo for G such that $G.po \cup G.rf \cup mo \cup rb$ is acyclic where:
 - ▶ $rb \triangleq G.rf^{-1}; mo \setminus id$ (from-reads / reads-before)

SB example


Store buffering (SB)

$$\begin{array}{l} x = y = 0 \\ x := 1 \parallel y := 1 \\ a := y \parallel b := x \end{array}$$

Allowed



Forbidden



Theorem

The two SC definitions are equivalent.

Proof (sketch).

Lamport SC \Rightarrow alternative SC:

- ▶ Take $\text{mo}_x \triangleq [W_x]; \text{sc}; [W_x]$.
- ▶ Then, $G.\text{po} \cup G.\text{rf} \cup \text{mo} \cup \text{rb} \subseteq \text{sc}$.

Alternative SC \Rightarrow Lamport SC:

- ▶ Take sc to be any total order extending $G.\text{po} \cup G.\text{rf} \cup \text{mo} \cup \text{rb}$. □

Relaxing sequential consistency

- ▶ SC is very expensive to implement in hardware.
- ▶ It also forbids various optimizations that are sound for sequential code.

What most hardware guarantee and compilers preserve is “SC-per-location” (aka *coherence*).

Definition

An execution graph G is called *coherent* if the following hold:

- ▶ G is complete
- ▶ For every location x , there exists a total order sc_x on all accesses to x such that:
 - ▶ If $\langle a, b \rangle \in [RW_x]; G.po; [RW_x]$ then $\langle a, b \rangle \in sc_x$
 - ▶ If $\langle a, b \rangle \in [W_x]; G.rf; [R_x]$ then $\langle a, b \rangle \in sc_x$ and there does not exist $c \in G.W_x$ such that $\langle a, c \rangle \in sc_x$ and $\langle c, b \rangle \in sc_x$.

Alternative definition of coherence I

SC: $po \cup rf \cup mo \cup rb$ is acyclic

COH: $po|_{loc} \cup rf \cup mo \cup rb$ is acyclic

Definition


Let mo be a modification order for an execution graph G . G is called *coherent wrt* mo if $G.po|_{loc} \cup G.rf \cup mo \cup rb$ is acyclic (where $rb \triangleq G.rf^{-1}; mo \setminus id$).

Theorem

An execution graph G is coherent iff the following hold:

- ▶ *G is complete*
- ▶ *G is coherent wrt some modification order mo for G .*

“Bad patterns” I



$a := x // 1$

$x := 1$

no-future-read




$r := \mathbf{CAS}(x, 1, 1) // 1$

rmw-1


Recall:

- ▶ W is either a write or an RMW.
- ▶ R is either a read or an RMW.


“Bad patterns” II

$$\begin{array}{l} x := 1 \\ x := 2 \end{array} \parallel \begin{array}{l} a := x // 2 \\ a := x // 1 \end{array}$$



coherence-ww



coherence-rw



coherence-wr



coherence-rr

“Bad patterns” III



rmw-2



atomicity

In coherent executions, an RMW event may only read from its immediate **mo**-predecessor.

Alternative definition of coherence II

Theorem

Let mo be a modification order for an execution graph G .

G is *coherent* wrt mo iff the following hold:

- ▶ $rf; po$ is irreflexive. (no-future-read)
- ▶ $mo; po$ is irreflexive. (coherence-ww)
- ▶ $mo; rf; po$ is irreflexive. (coherence-rw)
- ▶ $rf^{-1}; mo; po$ is irreflexive. (coherence-wr)
- ▶ $rf^{-1}; mo; rf; po$ is irreflexive. (coherence-rr)
- ▶ rf is irreflexive. (rmw-1)
- ▶ $mo; rf$ is irreflexive. (rmw-2)
- ▶ $rf^{-1}; mo; mo$ is irreflexive. (rmw-atomicity)

Examples (aka “litmus tests”)

Coherence test

$$\begin{array}{l} x = 0 \\ x := 1 \quad \parallel \quad x := 2 \\ a := x \text{ // } 2 \quad \parallel \quad b := x \text{ // } 1 \end{array}$$

Store buffering

$$\begin{array}{l} x = y = 0 \\ x := 1 \quad \parallel \quad y := 1 \\ a := y \text{ // } 0 \quad \parallel \quad b := x \text{ // } 0 \end{array}$$

Parallel increment

$$x = 0$$
$$a := \mathbf{FAA}(x, 1) \parallel b := \mathbf{FAA}(x, 1)$$

Guarantees that $a = 1 \vee b = 1$.

Can we implement locks in this semantics?

Spinlock implementation

lock(*l*) :

$r := 0;$

while $\neg r$ **do**

$r := \mathbf{CAS}(l, 0, 1)$

unlock(*l*) :

$l := 0$

Implementing locks?

Under COH, the spinlock implementation does not guarantee mutual exclusion.

Spinlock implementation

lock(*l*) :

r := 0;

while $\neg r$ **do**

r := **CAS**(*l*, 0, 1)

unlock(*l*) :

l := 0

Lock example

lock(*l*)

x := 1

a := *y* //0

unlock(*l*)

lock(*l*)

y := 1

b := *x* //0

unlock(*l*)

Message passing

More generally, COH is often too weak:


```
x = y = 0
x := 42; || a := y;
y := 1  || while ¬a do a := y;
        || b := x //0
```

```
x = y = 0
x := 42; || a := y; //1
y := 1  || b := x //0
```

MP is a common programming idiom.

How can we disallow the weak behavior?

Supporting message passing



Solution:

- ▶ Strengthen the notion of an “observed” write.
- ▶ In other words, make rf -edges “synchronizing.”

Release/acquire (RA) memory model

SC: $po \cup rf \cup mo \cup rb$ is acyclic

COH: $po|_{1oc} \cup rf \cup mo \cup rb$ is acyclic

RA: $(po \cup rf)^+|_{1oc} \cup mo \cup rb$ is acyclic

Definition

Let mo be a modification order for an execution graph G .

G is called *RA-consistent wrt* mo if $(po \cup rf)^+|_{1oc} \cup mo \cup rb$ is acyclic for some modification order mo for G (where $rb \triangleq G.rf^{-1}; mo \setminus id$).

Definition

An execution graph G is *RA-consistent* if the following hold:

- ▶ G is complete
- ▶ G is RA-consistent wrt some modification order mo for G .

Alternative definition of RA consistency

Theorem

Let mo be a modification order for an execution graph G . G is **RA-consistent** wrt mo iff the following hold:

- ▶ $(po \cup rf)^+$ is irreflexive. (no-future-read)
- ▶ $mo; (po \cup rf)^+$ is irreflexive. (coherence-ww)
- ▶ $rf^{-1}; mo; (po \cup rf)^+$ is irreflexive. (coherence-wr)
- ▶ $rf^{-1}; mo; mo$ is irreflexive. (rmw-atomicity)

Hardware implementation of RA

RA is cheaper to implement than SC, but some architectures still require some fences.

- ▶ On Power, a “lightweight” fence (`lwsync`) suffices, and RA is still cheaper than SC.
 - ▶ Release write \rightsquigarrow `lwsync ; store`
 - ▶ Acquire read \rightsquigarrow `load ; lwsync` (*or* `load ; bc ; isync`)
- ▶ ARMv7 is like Power, but has no lightweight fence.
 - ▶ Release write \rightsquigarrow `dmb ; store`
 - ▶ Acquire read \rightsquigarrow `load ; dmb` (*or* `load ; bc ; isb`)
- ▶ ARMv8 has special release/acquire accesses.
 - ▶ *Alternative:* acquire read \rightsquigarrow `load ; dmb ld`
- ▶ On TSO, no fences are needed. (See also exercise.)

COH < RA < SC

- ▶ Revisit the MP idiom:


$$\begin{array}{l} x := 42 \\ y := 1 \end{array} \parallel \begin{array}{l} a := y \\ \mathbf{while} \neg a \mathbf{do} a := y \\ b := x \quad //0 \end{array}$$

- ▶ We only need the last read of y to synchronize.
- ▶ Idea: introduce *access modes*.

$$\begin{array}{l} x :=_{\text{rlx}} 42 \\ y :=_{\text{rel}} 1 \end{array} \parallel \begin{array}{l} a := y_{\text{rlx}} \\ \mathbf{while} \neg a \mathbf{do} a := y \\ a := y_{\text{acq}} \\ b := x_{\text{rlx}} \quad //0 \end{array}$$

Happens-before

- ▶ Each memory accesses has a *mode*:
 - ▶ Reads: **rlx** or **acq**
 - ▶ Writes: **rlx** or **rel**
 - ▶ RMWs: **rlx**, **acq**, **rel** or **acq-rel**
- ▶ “Strength” order \sqsubseteq is given by (the transitive closure of):



- ▶ Synchronization:

$$G.\mathbf{sw} = [W^{\sqsupseteq\mathbf{rel}}]; G.\mathbf{rf}; [R^{\sqsupseteq\mathbf{acq}}]$$

- ▶ Happens-before:

$$G.\mathbf{hb} = (G.\mathbf{po} \cup G.\mathbf{sw})^+$$

Towards C/C++11 memory model

SC: $po \cup rf \cup mo \cup rb$ is acyclic

COH: $po|_{loc} \cup rf \cup mo \cup rb$ is acyclic

RA: $(po \cup rf)^+|_{loc} \cup mo \cup rb$ is acyclic

C11: $hb|_{loc} \cup rf \cup mo \cup rb$ is acyclic

Definition

Let mo be a modification order for an execution graph G . G is called *C11-consistent wrt* mo if $hb|_{loc} \cup rf \cup mo \cup rb$ is acyclic (where $rb \triangleq G.rf^{-1}$; $mo \setminus id$).

Definition

An execution graph G is C11-consistent if the following hold:

- ▶ G is complete
- ▶ G is C11-consistent wrt some modification order mo for G .

The C/C++11 memory model

non-atomic □ relaxed □ release/
acquire □ sc

The full C/C++11 is more general:

- ▶ Non-atomics for non-racy code (the default!)
- ▶ Four types of fences for fine grained control
- ▶ SC accesses to ensure sequential consistency if needed
- ▶ More elaborate definition of `sw` (“release sequences”)

Summary

- ▶ A declarative approach for (weak) concurrency semantics
- ▶ Uniformly and modularly handle various models
- ▶ Important weakenings of SC (coherence, RA) with alternative formulations based on “bad patterns”
- ▶ Introduction to the C/C++11 memory model

Exercise: Extended coherence order

Let G be a coherent execution wrt some modification order mo for G .

Let $eco \triangleq (rf \cup mo \cup rb)^+$.

1. Does eco totally order all accesses to a given location x ?
2. Provide a simplification of eco that avoids the use of transitive closure.

Exercise: RA vs. TSO

Do RA and TSO have the same behaviors?

1. Construct a program with two threads that has different outcomes under TSO and RA.
2. Construct a program without write-write races that distinguishes the two models.

Exercise: Write-before

Let G be a complete execution without RMW events and let:

$$\text{wb} \triangleq [W]; (\text{po} \cup \text{rf})^+|_{\text{loc}}; [W] \cup ([W]; (\text{po} \cup \text{rf})^+|_{\text{loc}}; \text{rf}^{-1}; [W] \setminus \text{id})$$

1. Show that G is RA-consistent iff wb is acyclic.
2. (Optional, difficult) Extend the definition of wb to work for executions with RMW events.
3. (Optional, difficult) Can one define an analogue wb relation in terms of just G , such that G is SC-consistent iff wb is acyclic?