Formal reasoning about the C11 weak memory model Invited talk @ CPP'15

Viktor Vafeiadis

Max Planck Institute for Software Systems (MPI-SWS)

13 January 2015

#### What is a weak memory model?



#### What is a weak memory model?



#### Sequential consistency

Sequential consistency (SC):

- The standard model for concurrency.
- Interleave each thread's atomic accesses.
- Almost all verification work assumes it.

Initially, X = Y = 0. X := 1; || Y := 1;a := Y || b := X

In SC, this program cannot return a = b = 0.

#### Store buffering in x86-TSO



Initially, X = Y = 0.

$$\begin{array}{c|c} X := 1; \\ a := Y \end{array} \begin{array}{c} Y := 1; \\ b := X \end{array}$$

Allowed outcome: a = b = 0.

#### IRIW: Not just store buffering

Initially, 
$$X = Y = 0$$
.  

$$X := 1 \| Y := 1 \| \begin{array}{c} a := X; \\ b := Y \end{array} \| \begin{array}{c} c := Y; \\ d := X \end{array}$$
Allowed outcome:  $a = c = 1$  and  $b = d = 0$ .



A basic guarantee: coherence

**Coherence:** *"SC for a single variable"* 

Initially, X = 0.

$$X := 1 \| X := 2 \| a := X; \ b := X \| d := X;$$

Forbidden outcome: a = 1, b = 2, c = 2, d = 1.

#### The C11 memory model

Two types of locations: ordinary and atomic

- ► Races on ordinary accesses → error
- A spectrum of atomic accesses:
  - Seq. consistent  $\sim$  full memory fence
  - Release writes  $\rightsquigarrow$  no fence (x86); lwsync (PPC)
  - ► Acquire reads ~> no fence (x86); isync (PPC)
  - ► Consume reads ~> no fence, but preserve deps
  - ▶ Relaxed → no fence

Explicit primitives for fences

#### Relaxed behaviour: store buffering

Initially 
$$x = y = 0$$
.  
 $x.store(1, rlx); \quad || \quad y.store(1, rlx);$   
 $t_1 = y.load(rlx); \quad || \quad t_2 = x.load(rlx);$ 

This can return  $t_1 = t_2 = 0$ .



#### Getting rid of the SB behaviour

Initially 
$$x = y = 0$$
.  
 $x.store(1, sc); \quad || \quad y.store(1, sc);$   
 $t_1 = y.load(sc); \quad || \quad t_2 = x.load(sc);$ 

This cannot return  $t_1 = t_2 = 0$ .



#### Release-acquire synchronization: message passing

Initially 
$$a = x = 0$$
.  
 $a = 5$ ; while  $(x.load(acq) == 0)$ ;  
 $x.store(1, release)$ ; print $(a)$ ;

This will always print 5.



#### Relaxed accesses don't synchronize

Initially 
$$a = x = 0$$
.  
 $a = 5$ ;  
 $x$ .store $(1, rlx)$ ; while  $(x.load(rlx) == 0)$ ;  
print $(a)$ ;

The program is racy  $\rightsquigarrow$  undefined semantics.



Initially 
$$x = y = 0$$
.  
if  $(x.load(rlx) == 1)$  || if  $(y.load(rlx) == 1)$   
 $y.store(1, rlx)$ ; ||  $x.store(1, rlx)$ ;

C11 allows the outcome x = y = 1.



#### The C11 weak memory model (simplified)

i wl

$$\begin{split} & | \operatorname{isread}_{\ell,v}(a) \stackrel{\text{def}}{=} \exists X, v'. \ lab(a) \in \{R_X(\ell, v), C_X(\ell, v, v')\} \\ & | \operatorname{isread}_{\ell,a}(a) \stackrel{\text{def}}{=} \exists v. \ \operatorname{isread}_{\ell,a}(a) \stackrel{\text{def}}{=} \exists v. \ \operatorname{isread}_{\ell,v}(a) \\ & | \operatorname{isread}_{\ell,a}(a) \stackrel{\text{def}}{=} \exists X, v'. \ lab(a) \in \{P_{XCQ}, F_{XRQ}\} \\ & | \operatorname{isread}_{\ell,a}(b) \stackrel{\text{def}}{=} \exists d(a) = \forall W_X(\ell, v), C_X(\ell, v', v) \\ & | \operatorname{isread}_{\ell,a}(a) \stackrel{\text{def}}{=} \exists v. \ \operatorname{isread}_{\ell,a}(a) \quad | \operatorname{isread}_{\ell,a}(a) \stackrel{\text{def}}{=} \exists v. \ \operatorname{isread}_{\ell,a}(a) \\ & | \operatorname{isread}_{\ell,a}(a) \stackrel{\text{def}}{=} \exists v. \ \operatorname{isread}_{\ell,a}(a) \quad | \operatorname{isread}_{\ell,a}(a) \quad | \operatorname{isread}_{\ell,a}(a) \quad | \operatorname{isread}_{\ell,a}(a) \stackrel{\text{def}}{=} \exists v. \ \operatorname{isread}_{\ell,a}(a) \\ & | \operatorname{isread}_{\ell,a}(a) \stackrel{\text{def}}{=} \exists v. \ \operatorname{isread}_{\ell,a}(a) \quad | \operatorname{isr$$

	I		
$\forall a, b. \ sb(a, b) \implies tid(a) = tid(b)$	(ConsSB)	$\nexists a. hb(a, a)$	(IrrHB)
$order(iswrite, mo) \land \forall \ell. total(iswrite_{\ell}, mo)$	(ConsMO)	$\nexists a, b. rf(b) = a \wedge hb(b, a)$	(ConsRFhb)
order(isSC, $sc$ ) $\wedge$ total(isSC, $sc$ )	(ConsSC)	$\nexists a, b. hb(a, b) \land mo(b, a)$	(CohWW)
$\land$ ( $HB \cup mo$ ) $\sqcap$ ( $ISSC \times ISSC$ ) $\subseteq sc$	· · · ·	$\nexists a, b. hb(a, b) \land mo(rf(b), rf(a))$	(CohRR)
$\forall b. (\exists c. rf(b) = c) \iff$ $\exists \ell, a. iswrite_{\ell}(a) \land isread_{\ell}(b) \land hb(a, b)$	(ConsRFdom)	$\nexists a, b. hb(a, b) \land mo(rf(b), a)$	(CohWR)
$\forall a, b. \ rf(b) = a \implies \exists \ell, v. \ iswrite_{\ell,v}(a) \land isread_{\ell}$	v(b) (ConsRF)	$\nexists a, b. \ hb(a, b) \land mo(b, rf(a))$	(CohRW)
$\forall a, b. \ rf(b) = a \land (isNA(a) \lor isNA(b)) \implies hb(a)$	, b) (ConsRFna)	$\forall a, b. \text{ isrmw}(a) \land rf(a) = b \implies$	(AtRMW)
$\forall a, b, rf(b) = a \land isSC(b) \Longrightarrow$	(SCReads)	$\forall a, b, \ell, \ lab(a) = lab(b) = A(\ell) \implies a = b$	(ConsAlloc)
$\min(\operatorname{scr}, a, b) \lor \operatorname{ussc}(a) \land \mu x. \operatorname{us}(a, x) \land \min(\operatorname{scr}, a, b) \lor \operatorname{ussc}(a) \land \mu x.$	, x, 0)		(
where $\operatorname{order}(P, R) \stackrel{\text{def}}{=} (\nexists a. R(a, a)) \land (R^+ \subseteq R) \land$	$(R \subseteq P \times P)$	$\operatorname{imm}(R, a, b) \stackrel{\text{def}}{=} R(a, b) \land \nexists c. R(a, c) \land R(a, c)$	c, b)
$total(P, R) \stackrel{\text{def}}{=} (\forall a, b. P(a) \land P(b) \implies a = b$	$b \lor R(a, b) \lor R(b, a)$	a)) $scr(a, b) \stackrel{der}{=} sc(a, b) \land iswrite_{loc(b)}(a)$	

## The C11 weak memory model (simplified)



## The C11 weak memory model (simplified)



Verify compilation of C11:

Compilation of the atomics to hardware

(Batty et al.'11, Sarkar et al.'12)

- Source-to-source transformations (see POPL'15)
- An actual compiler

(future work)

Verify concurrent C11 programs:

- Using program logics
- By reduction to SC (robustness)
- Don't verify, just find bugs.

Understanding C11 using relaxed program logics

When should we care about relaxed memory?

C11 satisfies the DRF-SC property:

## Theorem (DRF-SC)

If  $\llbracket Prg \rrbracket_{SC}$  contains no data races and no weak atomics, then  $\llbracket Prg \rrbracket_{C11} = \llbracket Prg \rrbracket_{SC}$ .

 Program logics that disallow data races are trivially sound for the NA+SC fragment of C11.

#### Separation logic

Key concept of *ownership* :

• Resourceful reading of Hoare triples.

Disjoint parallelism:

$$\frac{\{P_1\} \ C_1 \ \{Q_1\} \ \{P_2\} \ C_2 \ \{Q_2\}}{\{P_1 * P_2\} \ C_1 \| C_2 \ \{Q_1 * Q_2\}}$$

Separation logic rules for non-atomic accesses

Allocation gives you permission to access x.

$$\{\mathsf{emp}\}\ x = \mathsf{alloc}();\ \{x \mapsto \_\}$$

To access a normal location, you must own it:

$$\{x \mapsto v\} \ t = *x; \ \{x \mapsto v \land t = v\} \{x \mapsto v\} \ *x = v'; \ \{x \mapsto v'\}$$

#### Reasoning about SC accesses

- Model SC accesses as non-atomic accesses inside a CCR.
- Use concurrent separation logic (CSL)

 $J \vdash \{P\} \in \{Q\}$ 

Rule for SC-atomic reads:

$$\frac{emp \vdash \{J * P\} \ t = *x; \ \{J * Q\}}{J \vdash \{P\} \ t = x.load(sc); \ \{Q\}}$$

Rules for release/acquire accesses Relaxed separation logic [OOPSLA'13]

Ownership transfer by rel-acq synchronizations.

• Atomic allocation  $\rightsquigarrow$  pick loc. invariant  $\mathcal{Q}$ .

$$\left\{\mathcal{Q}(v)
ight\} x = \operatorname{alloc}(v); \ \left\{\mathbf{W}_{\mathcal{Q}}(x) * \mathbf{R}_{\mathcal{Q}}(x)
ight\}$$

▶ Release write ~→ give away permissions.

 $\{\mathcal{Q}(v) * \mathbf{W}_{\mathcal{Q}}(x)\} x.store(v, rel); \{\mathbf{W}_{\mathcal{Q}}(x)\}$ 

► Acquire read ~> gain permissions.

$$\left\{\mathsf{R}_{\mathcal{Q}}(x)
ight\}t = x.\mathsf{load}(\mathit{acq}); \left\{\mathcal{Q}(t) * \mathsf{R}_{\mathcal{Q}[t:=\mathsf{emp}]}(x)
ight\}$$

Release-acquire synchronization: message passing

Initially 
$$a = x = 0$$
. Let  $J(v) \stackrel{\text{def}}{=} v = 0 \lor \& a \mapsto 5$ .

$$\{\&a \mapsto 0 * \mathbf{W}_{J}(x)\}$$
  

$$a = 5;$$
  

$$\{\&a \mapsto 5 * \mathbf{W}_{J}(x)\}$$
  

$$x.store(release, 1);$$
  

$$\{\mathbf{W}_{J}(x)\}$$

$$\begin{cases} \mathbf{R}_{J}(x) \\ \mathbf{while} \ (x.\mathsf{load}(acq) == 0); \\ \{\&a \mapsto 5\} \\ \mathsf{print}(a); \\ \{\&a \mapsto 5\} \end{cases}$$

#### PL consequences: Ownership transfer works!

#### Relaxed accesses

Basically, disallow ownership transfer.

Relaxed reads:

$$\left\{ \mathsf{R}_{\mathcal{Q}}(x) \right\} t := x.\mathsf{load}(rlx) \left\{ \mathsf{R}_{\mathcal{Q}}(x) \right\}$$

Relaxed writes:

$$\frac{\mathcal{Q}(v) = \mathsf{emp}}{\{\mathsf{W}_{\mathcal{Q}}(x)\} \ x.\mathsf{store}(v, r l x) \ \{\mathsf{W}_{\mathcal{Q}}(x)\}}$$

#### Unsound because of dependency cycles!

Initially 
$$x = y = 0$$
.

$$\begin{array}{c|c} \text{if } (x.\textit{load}(\textit{rlx}) == 1) \\ y.\textit{store}(1,\textit{rlx}); \end{array} & \begin{array}{c} \text{if } (y.\textit{load}(\textit{rlx}) == 1) \\ x.\textit{store}(1,\textit{rlx}); \end{array} \\ \end{array}$$

C11 allows the outcome x = y = 1.



Initially 
$$x = y = 0$$
.

$$\begin{array}{c|c} \text{if } (x.\textit{load}(\textit{rlx}) == 1) \\ y.\textit{store}(1,\textit{rlx}); \end{array} & \begin{array}{c} \text{if } (y.\textit{load}(\textit{rlx}) == 1) \\ x.\textit{store}(1,\textit{rlx}); \end{array} \\ \end{array}$$

C11 allows the outcome x = y = 1.

# What goes wrong: Non-relational invariants are unsound. $x = 0 \land y = 0$ The DRF-property does not hold.

Initially 
$$x = y = 0$$
.

$$\begin{array}{c|c} \text{if } (x.\textit{load}(\textit{rlx}) == 1) \\ y.\textit{store}(1,\textit{rlx}); \end{array} & \begin{array}{c} \text{if } (y.\textit{load}(\textit{rlx}) == 1) \\ x.\textit{store}(1,\textit{rlx}); \end{array} \\ \end{array}$$

C11 allows the outcome x = y = 1.

# How to fix this: Don't use relaxed writes $\lor$ Strengthen the model

#### Incorrect message passing

$$int a; atomic_int x = 0;$$
  
$$\begin{pmatrix} a = 5; \\ x.store(1, r/x); \\ \end{bmatrix} if (x.load(r/x) \neq 0) \{ \\ print(a); \} \end{pmatrix}$$



#### Message passing with C11 memory fences

int a; atomic\_int x = 0;  $\begin{pmatrix} a = 5; \\ fence(release); \\ x.store(1, rlx); \\ \end{pmatrix}$  if  $(x.load(rlx) \neq 0)$ {  $fence(acq); \\ print(a); \}$ 



Reasoning about fences Joint work with Marko Doko. In progress.

Introduce two 'modalities' in the logic

$$\{P\}$$
 fence(*release*)  $\{\triangle P\}$ 

 $\{\nabla P\}$  fence(*acq*)  $\{P\}$ 

 $\{ \mathsf{R}_{\mathcal{Q}}(x) \} \ t := x.\mathsf{load}(rlx) \{ \mathsf{R}_{\mathcal{Q}[t:=\mathsf{emp}]}(x) * \nabla \mathcal{Q}(t) \}$  $\{ \mathsf{W}_{\mathcal{Q}}(x) * \bigtriangleup \mathcal{Q}(v) \} \ x.\mathsf{store}(v, rlx) \{ \mathsf{W}_{\mathcal{Q}}(x) \}$ 

#### Reasoning about fences

Let 
$$Q(v) \stackrel{\text{def}}{=} v = 0 \lor \&a \mapsto 5.$$
  
 $\{\&a \mapsto 0 * \mathbf{W}_{Q}(x) * \mathbf{R}_{Q}(x)\}\$   
 $\{\&a \mapsto 0 * \mathbf{W}_{Q}(x)\}\$   
 $a = 5;$   
 $\{\&a \mapsto 5 * \mathbf{W}_{Q}(x)\}\$   
fence(*release*);  
 $\{\triangle(\&a \mapsto 5) * \mathbf{W}_{Q}(x)\}\$   
 $x.store(1, rlx);$   
 $\{true\}\$   
 $k = 1$   
 $\{v = 1, v = 1, v$ 

#### Release-consume synchronization

Initially 
$$a = x = 0$$
.  
 $a = 5$ ;  
 $x.store(release, \&a)$ ;  $t = x.load(consume)$ ;  
**if**  $(t \neq 0) print(*t)$ ;

This program cannot crash nor print 0.



#### Release-consume synchronization

Initially a = x = 0. Let  $J(t) \stackrel{\text{def}}{=} t = 0 \lor t \mapsto 5$ .  $\begin{cases} \& a \mapsto 0 * \mathbf{W}_J(x) \\ a = 5; \\ \& a \mapsto 5 * \mathbf{W}_J(x) \\ x.store(release, \& a); \end{cases} \quad \begin{cases} \mathbf{R}_J(x) \\ t = x.load(consume); \\ \{\nabla_t (t = 0 \lor t \mapsto 5) \\ if (t \neq 0) print(*t); \end{cases}$ 

This program cannot crash nor print 0.

#### PL consequences:

Needs funny modality, but otherwise OK.

# $\left\{ \mathsf{R}_{\mathcal{Q}}(x) \right\} t := x.\mathsf{load}(\mathit{cons}) \left\{ \mathsf{R}_{\mathcal{Q}[t:=\mathsf{emp}]}(x) * \nabla_t \mathcal{Q}(t) \right\}$

# $\begin{array}{c} \left\{ P \right\} \ C \ \left\{ Q \right\} \\ C \text{ is basic command mentioning } t \\ \left\{ \nabla_t P \right\} \ C \ \left\{ \nabla_t Q \right\} \end{array}$

#### Mutual exclusion locks

Let  $Q_{I}(v) \stackrel{\text{def}}{=} (v = 0 \land \text{emp}) \lor (v = 1 \land J)$  $Lock(x, J) \stackrel{\text{def}}{=} \mathbf{W}_{\mathcal{Q}_{I}}(x) * \mathbf{R}_{\mathcal{Q}_{I}}^{CAS}(x)$  $lock(x) \stackrel{\text{def}}{=}$ *new-lock(*)  $\stackrel{\text{def}}{=}$  $\{Lock(x, J)\}$  $\{J\}$ repeat res = alloc(1) $\{Lock(x, J)\}$  $\{Lock(res, J)\}$ y = x.CAS(1, 0, acq, rlx) $unlock(x) \stackrel{\text{def}}{=}$  $\left\{ Lock(x,J) * \begin{pmatrix} y=0 \land emp \\ \lor y=1 \land J \end{pmatrix} \right\}$  $\{J * Lock(x, J)\}$ x.store(1, rel)until  $y \neq 0$  $\{Lock(x, J)\}$  $\{J * Lock(x, J)\}$ 

### Summary of program logic features

Access kind	Program logic features
non-atomic	normal SL $\mapsto$
SC-atomic	normal CSL invariants
release/	single-location invariants
acquire	unidirectional ownership transfer
relaxed	send only $\triangle P$ ; receive $\nabla P$
consume	receive only $\nabla_t P$

Fence kind	Program logic effect
release	introduces $ riangle P$
acquire	eliminates $\nabla P$ and $\nabla_t P$

# Relaxed program logics are good tools for understanding weak memory models