Program logics for relaxed consistency UPMARC Summer School 2014

Viktor Vafeiadis

Max Planck Institute for Software Systems (MPI-SWS)

1st Lecture, 28 July 2014

Outline

- Part I. Weak memory models
 - 1. Intro to relaxed memory consistency
 - 2. The C11 memory model
- Part II. Program logics
 - 3. Separation logic
 - 4. Relaxed separation logic
 - 5. GPS : ghosts & protocols
 - 6. Advanced features



http://www.mpi-sws.org/~viktor/rsl/

Sequential consistency

Sequential consistency (SC):

- Interleave each thread's atomic accesses.
- The standard model for concurrency.
- Almost all verification work assumes it.
- Fairly intuitive.

Initially, x = y = 0.

$$\begin{array}{c|c} x := 1; \\ print(y); \end{array} \begin{vmatrix} y := 1; \\ print(x); \end{vmatrix}$$

In SC, this program can print 01, 10, or 11.

Sequential consistency

Sequential consistency (SC):

- Interleave each thread's atomic accesses.
- The standard model for concurrency.



In SC, this program can print 01, 10, or 11.

Store buffering in x86-TSO



Initially, x = y = 0.

$$x := 1;$$
 $y := 1;$
 $print(y);$ $print(x);$

This program can also print 00.

Basic compiler optimisations break SC / TSO

Initially, x = y = 0.

$$\begin{array}{c} x := 1; \\ y := 1; \end{array} \left| \begin{array}{c} print(x); \\ print(y); \\ print(x); \end{array} \right.$$

Can the program print 010?

Justification: The compiler may perform CSE: Load x into a temporary t and print t, y, and t.

IRIW: Not just store buffering

Initially,
$$x = y = 0$$
.
 $x := 1 \begin{vmatrix} y & y \\ y & y \end{vmatrix} = 1 \begin{vmatrix} print(x); \\ print(y); \\ print(x); \end{vmatrix}$

Both threads can print 10.



From IRIW to the store buffering example

Take the IRIW example:

$$x := 1 \parallel y := 1 \parallel print(x); \parallel print(y); print(y); \parallel print(x);$$

Linearize twice (threads 1-3 and 2-4):

$$egin{array}{c|c} x := 1; & y := 1; \\ print(x); & print(y); \\ print(y); & print(x); \end{array}$$

That's the store buffering example (with two extra print statements).

Coherence

Initially, x = 0.

$$x = 1; || print(x);$$

 $x = 2; || print(x);$

Cannot print 10 nor 20 nor 21.

- Programs with one shared variable have SC semantics.
- Ensured by the cache coherence protocol.

Message passing

Initially,
$$x = y = 0$$
.
 $x = 1;$
[WW fence] $print(y);$
 $y = 1;$ $print(x);$

Cannot print 10.

- ▶ No fences needed on x86-TSO
- Iwsync/isync on Power
- dmb/isync on ARM

Understanding weak memory consistency

Read the architecture/language specs?

► Too informal, often wrong.

Read the formalisations?

Fairly complex.

Run benchmarks / Litmus tests?

Observe only subset of behaviours.

We need a better methodology...

Which memory model?

Hardware or language models?

- Want to reason at "high level"
- TSO \rightsquigarrow good robustness theorems

$\rm C/C{++}$ or Java?

- JMM is broken [Ševčík & Aspinall, ECOOP'08]
- ► So, only C11 left

Goals:

- Understand the memory model
- Verify intricate concurrent programs

The C11 memory model

Two types of locations: ordinary and atomic

- ► Races on ordinary accesses → error
- A spectrum of atomic accesses:
 - ▶ Relaxed → no fence
 - ► Consume reads ~> no fence, but preserve deps
 - ▶ Release writes → no fence (x86); lwsync (PPC)
 - ► Acquire reads ~> no fence (x86); isync (PPC)
 - Seq. consistent \rightsquigarrow full memory fence

Primitives for explicit fences

C11 executions

- Execution = set of events & a few relations:
 - sb: sequenced before
 - rf: reads-from map
 - mo: memory order per location
 - sc: seq.consistency order
 - ▶ sw [derived]: synchronized with
 - hb [derived]: happens before
- Axioms constraining the *consistent* executions.
- $\mathcal{C}(|prog|) = \text{set of all consistent exec's.}$
- ▶ if all C(|prog|) race-free on ordinary accesses, [[prog]] = C(|prog|); otherwise, [[prog]] = "error"

Release-acquire synchronization: message passing in C11

atomic_int
$$x = 0$$
; int $a = 0$;
 $\begin{pmatrix} a = 7; \\ x.store(1, release); \\ \end{bmatrix}$ if $(x.load(acq) \neq 0) \\ print(a); \end{pmatrix}$



happens-before $\stackrel{\text{def}}{=}$ (sequenced-before \cup sync-with)⁺ sync-with(a, b) $\stackrel{\text{def}}{=}$ reads-from(b) = $a \land$ release(a) \land acquire(b)

Rel-acq synchronization is weaker than SC

Example (SB)

Initially, x = y = 0.

$$x.store(1, release);$$
 y.store(1, release);
t = y.load(acquire); y' = x.load(acquire);

This program may produce t = t' = 0.

Example (IRIW)

Initially, x = y = 0.

$$\begin{array}{c} x.store \\ (1, rel); \end{array} \begin{vmatrix} y.store \\ (1, rel); \end{vmatrix} \begin{array}{c} a=x.load(acq); \\ b=y.load(acq); \end{vmatrix} \begin{array}{c} c=y.load(acq); \\ d=x.load(acq); \end{aligned}$$

May produce $a = c = 1 \land b = d = 0$.

Coherence

Example (Read-Read Coherence)

Initially, x = 0.

x.store
$$\|$$
 x.store $\|$ a=x.load(acq); $\|$ c=x.load(acq); (1, rel); $\|$ (2, rel); $\|$ b=x.load(acq); $\|$ d=x.load(acq);

Cannot get $a = d = 1 \land b = c = 2$.

- ▶ Plus similar WR, RW, WW coherence properties.
- Ensure SC behaviour for a single variable.
- Also guaranteed for relaxed atomics (the weakest kind of atomics in C11).



Today:

- Separation logic
- Relaxed separation logic

When should we care about relaxed memory?

All sane memory models satisfy the DRF property:

Theorem (DRF-property)

If $\llbracket Prg \rrbracket_{SC}$ contains no data races, then $\llbracket Prg \rrbracket_{Relaxed} = \llbracket Prg \rrbracket_{SC}$.

- Program logics that disallow data races are trivially sound.
- What about racy programs?

Separation logic assertions

Assertions describe the heap (Loc \rightarrow Val):

- emp: the empty heap
- $\ell \mapsto v$: a cell at address ℓ containing v

$$h \models \ell \mapsto \mathsf{v} \iff h = \{\ell \mapsto \mathsf{v}\}$$

► *P* * *Q*: separating conjunction

$$\begin{array}{l} h \models P \ast Q \iff \\ \exists h_1 h_2. \ h = h_1 \uplus h_2 \land h_1 \models P \land h_2 \models Q \\ \blacktriangleright \land, \lor, \neg, \mathsf{true}, \mathsf{false}, \forall, \exists: \mathsf{ as usual} \end{array}$$

The separating conjunction

Some basic properties:

▶ * is commutative & associative.

$$\blacktriangleright P * emp \iff emp * P \iff P$$

•
$$\ell \mapsto \mathsf{v} * \ell \mapsto \mathsf{v}' \implies \mathsf{false}$$

Useful for describing inductive data structures:

Separation logic

Key concept of *ownership* :

Resourceful reading of Hoare triples

$$\frac{\{P_1\} \ C_1 \ \{Q_1\} \ \{P_2\} \ C_2 \ \{Q_2\}}{\{P_1 * P_2\} \ C_1 \| C_2 \ \{Q_1 * Q_2\}}$$
(Par)

$$\frac{\{P\} C \{Q\}}{\{P * R\} C \{Q * R\}}$$
 (Frame)

Ensure memory safety & race-freedom

Separation logic rules for non-atomic accesses

Allocation gives you permission to access x.

$$\{\mathsf{emp}\} \ x = \mathsf{alloc}(); \ \{\exists v. \ x \mapsto v\}$$

To access a normal location, you must own it:

$$\{x \mapsto v\} \ t = *x; \ \{x \mapsto v \land t = v\} \{x \mapsto v\} \ *x = v'; \ \{x \mapsto v'\}$$

Release-acquire synchronization: message passing

Initially
$$a = x = 0$$
.
 $a = 5$;
x.store(*release*, 1); while (x.load(acq) == 0);
print(a);

This will always print 5.



Rules for release/acquire accesses Relaxed separation logic [OOPSLA'13]

Ownership transfer by rel-acq synchronizations.

• Atomic allocation \rightsquigarrow pick loc. invariant \mathcal{Q} .

$$\left\{\mathcal{Q}(v)
ight\} x = \operatorname{alloc}(v); \ \left\{\mathbf{W}_{\mathcal{Q}}(x) * \mathbf{R}_{\mathcal{Q}}(x)
ight\}$$

• Release write \rightsquigarrow give away permissions.

 $\{\mathbf{W}_{\mathcal{Q}}(x) * \mathcal{Q}(v)\} x.store(v, rel); \{\mathbf{W}_{\mathcal{Q}}(x)\}$

► Acquire read ~> gain permissions.

$$\{\mathsf{R}_{\mathcal{Q}}(x)\}\ t = x.\mathsf{load}(\mathit{acq});\ \{\mathcal{Q}(t) * \mathsf{R}_{\mathcal{Q}[t:=\mathsf{emp}]}(x)\}$$

Message passing in RSL

Let
$$Q(v) \stackrel{\text{def}}{=} v = 0 \lor \&a \mapsto 5.$$

$$\begin{cases} \text{true} \\ \text{atomic_int } x = 0; \text{ int } a = 0; \\ \{\&a \mapsto 0 * \mathbf{W}_{Q}(x) * \mathbf{R}_{Q}(x)\} \\ a = 5; \\ \{\&a \mapsto 0 * \mathbf{W}_{Q}(x)\} \\ a = 5; \\ \{\&a \mapsto 5 * \mathbf{W}_{Q}(x)\} \\ x.\text{store}(1, release); \\ \{true\} \end{cases} \quad \begin{cases} \&a \mapsto 5 \\ print(a); \\ \{\&a \mapsto 5\} \\ vtrue\} \end{cases}$$

Multiple readers/writers

Write permissions can be duplicated:

$$\mathsf{W}_{\mathcal{Q}}(\ell) \iff \mathsf{W}_{\mathcal{Q}}(\ell) \ast \mathsf{W}_{\mathcal{Q}}(\ell)$$

Read permissions cannot, but may be split:

$$\mathsf{R}_{\mathcal{Q}_1 * \mathcal{Q}_2}(\ell) \iff \mathsf{R}_{\mathcal{Q}_1}(\ell) * \mathsf{R}_{\mathcal{Q}_2}(\ell)$$

$$\begin{array}{l} a = 7; \\ b = 8; \\ x.store(1, rel); \end{array} \begin{vmatrix} t = x.load(acq); \\ \mathbf{if} (t \neq 0) \\ \mathbf{print}(a); \end{vmatrix} \begin{vmatrix} t' = x.load(acq); \\ \mathbf{if} (t' \neq 0) \\ \mathbf{print}(b); \end{vmatrix}$$

Relaxed accesses

Basically, disallow ownership transfer.

Relaxed reads:

$$\{\mathbf{R}_{\mathcal{Q}}(x)\}\ t = x.load(rlx)\ \{\mathbf{R}_{\mathcal{Q}}(x) * (\mathcal{Q}(t) \not\equiv \mathsf{false})\}$$

Relaxed writes:

 $\frac{\mathcal{Q}(v) = emp}{\{\mathbf{W}_{\mathcal{Q}}(x)\} \ x.store(v, rlx) \ \{\mathbf{W}_{\mathcal{Q}}(x)\}}$

Relaxed accesses

Basically, disallow ownership transfer.

Relaxed reads:

$$\{\mathbf{R}_{\mathcal{Q}}(x)\}\ t = x.load(rlx)\ \{\mathbf{R}_{\mathcal{Q}}(x) * (\mathcal{Q}(t) \not\equiv \mathsf{false})\}$$

Relaxed writes:

$$\frac{\mathcal{Q}(v) = \mathsf{emp}}{\{\mathsf{W}_{\mathcal{Q}}(x)\} \ x.store(v, rlx) \ \{\mathsf{W}_{\mathcal{Q}}(x)\}}$$

Unfortunately *not sound* because of a bug in the C11 memory model.

Dependency cycles in C11

Initially
$$x = y = 0$$
.
if $(x.load(rlx) == 1)$
 $y.store(1, rlx)$; if $(y.load(rlx) == 1)$
 $x.store(1, rlx)$;

The formal C11 model allows x = y = 1.

Justification: $R_{rlx}(x, 1)$ $R_{rlx}(y, 1)$ \downarrow \checkmark \downarrow \checkmark $W_{rlx}(y, 1)$ $W_{rlx}(x, 1)$ Relaxed accessesdon't synchronize

Dependency cycles in C11

Initially
$$x = y = 0$$
.

$$\begin{array}{c|c} \text{if } (x.\textit{load}(\textit{rlx}) == 1) \\ y.\textit{store}(1,\textit{rlx}); \end{array} & \begin{array}{c} \text{if } (y.\textit{load}(\textit{rlx}) == 1) \\ x.\textit{store}(1,\textit{rlx}); \end{array} \\ \end{array}$$

The formal C11 model allows x = y = 1.

What goes wrong: Non-relational invariants are unsound.

$$x = 0 \land y = 0$$

The DRF-property does not hold.

Dependency cycles in C11

Initially
$$x = y = 0$$
.

$$\begin{array}{c|c} \text{if } (x.\textit{load}(\textit{rlx}) == 1) \\ y.\textit{store}(1,\textit{rlx}); \end{array} & \begin{array}{c} \text{if } (y.\textit{load}(\textit{rlx}) == 1) \\ x.\textit{store}(1,\textit{rlx}); \end{array}$$

The formal C11 model allows x = y = 1.

```
How to fix this:

Don't use relaxed writes

\lor

Require acyclic(sb \cup rf).

(Disallow RW reodering.)
```

Conclusion

Topics covered today:

- The C11 memory model
- Separation logic
- Relaxed separation logic

Tomorrow:

- Compare and swap
- ► GPS
- Advanced C11 features