

Safe Optimisations for Shared-Memory Concurrent Programs

Tomer Raz

Plan

- Motivation
- Transformations
- Semantic Transformations
- Safety of Transformations
- Syntactic Transformations

Motivation

We prove that the largest classes of compiler optimisations are safe in the DRF guarantee, i.e.

- any execution of the transformed traceset has the same behavior as some execution of the original traceset, provided that the original program was data race free
- the transformations preserve data race freedom
- the transformations cannot introduce values out-of-thin-air.

Transformations

Transformations

- Trace preserving transformations
- Eliminations
- Reordering
- Memory Access Introduction

Eliminations

Thread 0	Thread 1
	r1:=y
x:=2	print r1
y:=1	r1:=x
x:=1	r2:=x
	print r2

(original)

Thread 0	Thread 1
	r1:=y
y:=1	print r1
x:=1	r1:=x
	r2:=r1
	print r2

(transformed)

Reorderings

Thread 0	Thread 1
<code>r1:=x</code>	<code>r2:=y</code>
<code>y:=r1</code>	<code>x:=1</code>
	<code>print r2</code>

(original)

Thread 0	Thread 1
<code>r1:=x</code>	<code>x:=1</code>
<code>y:=r1</code>	<code>r2:=y</code>
	<code>print r2</code>

(transformed)

Memory Access Introduction

```
lock m      || lock m
x := 1      || y := 1
print y     || print x
unlock m    || unlock m
```

(a) original

```
r1 := y     || r2 := x
lock m      || lock m
x := 1      || y := 1
print y     || print x
unlock m    || unlock m
```

(b) with introduced reads

```
r1 := y     || r2 := x
lock m      || lock m
x := 1      || y := 1
print r1    || print r2
unlock m    || unlock m
```

(c) after read elimination

Actions

- $R[l=v]$ is a read from location l with value v
- $W[l=v]$ a write to l with value v
- $L[m]$ lock of monitor m
- $U[m]$ an unlock of m
- $X(v)$ an external action (input or output) with value v
- $S(i)$ is a thread start action of thread i

Traces

- A sequence of memory actions of a single thread
- A program is represented as a set of traces – a traceset – with requirements:
 - Prefix closed
 - Well locked
 - Properly started

Interleaving

- Interleaving is a sequence of pairs $p = \langle \theta, a \rangle$, $A(p) = a$, $T(p) = \theta$
- Interleaving I of traceset T :
 - For thread-identifier θ - the trace of θ is in T
 - $A(I_i) = S(\theta) \rightarrow T(I_i) = \theta$
 - $A(I_i) = L[m] \rightarrow \forall \theta \neq T(I_i) \quad |\{j \mid j < i \wedge T(I_j) = \theta \wedge A(I_j) = L[m]\}| = |\{j \mid j < i \wedge T(I_j) = \theta \wedge A(I_j) = U[m]\}|$
- Sequentially consistent interleavings of T are called *executions of T* .

Example

- Trace:

- $[S(0), R[x=v], W[y=v]]$
- $[S(1), R[y=u], W[x=1], X(u)]$

- Traceset:

- Prefix closure -
 $\{ [S(0), R[x=v], W[y=v]] \mid v \in V \} \cup$
 $\{ [S(1), R[y=v], W[x=1], X(v)] \mid v \in V \}$

- Interleaving:

- $\langle 0, S(0) \rangle, \langle 0, R[x=v] \rangle, \langle 1, S(1) \rangle,$
 $\langle 0, W[y=v] \rangle, \langle 1, R[y=v] \rangle,$
 $\langle 1, W[x=1] \rangle, \langle 1, X(v) \rangle$



Thread 0	Thread 1	Thread 0	Thread 1
$r1:=x$	$r2:=y$	$r1:=x$	$x:=1$
$y:=r1$	$x:=1$	$y:=r1$	$r2:=y$
	print r2		print r2
(original)		(transformed)	

Orders

- ▶ Program order - $\leq_{po}^I = \{(i, j) \mid 0 \leq i \leq j < |I| \wedge T(I_i) = T(I_j)\}$
- ▶ Synchronize with - $\leq_{sw}^I = \{(i, j) \mid 0 \leq i < j < |I| \wedge A(I_i), A(I_j) \text{ are } \textit{release} - \textit{acquire}\}$
- ▶ Happens before - transitive closure of po and sw

Example

Thread 0	Thread 1
<code>*y = 1</code> <code>lock();</code> <code>*x = 1</code> <code>unlock();</code>	<code>lock();</code> <code>tmp = *x;</code> <code>unlock();</code> <code>if tmp = 1</code> <code>then print *y</code>



Data Race Freedom

- Actions are conflicting if they access the same non-volatile location and at least one of them is a write
- An interleaving *is DRF* if all conflicting accesses are ordered by the *happens before* relation
- A traceset is *data race free* if none of its executions has a data race

Semantic Transformations

Semantics - Eliminations

- Wildcard trace – a trace with wildcard reads $R[x=^*]$
- A wildcard trace *belongs-to* traceset T if T contains all instances of the trace
- An *instance of a wildcard interleaving* is achieved by replacing each wildcard read by a read of the same location with the value of the most recent write to the same location

Example

```
y:=1;           || r2:=y;  
r1:=x;         || x:=1;  
print r1;
```

- Wildcard Trace:

- $[S(0), W[y=1], R[x=*]]$ and $[S(1), R[y=*], W[x=1]]$
- $[S(0), W[y=1], R[x=*], X(1)]$

- Wildcard Interleaving:

- $[\langle 0, S(0) \rangle, \langle 1, S(1) \rangle, \langle 1, R[y=0] \rangle, \langle 0, W[y=1] \rangle, \langle 1, W[x=1] \rangle, \langle 0, R[x=*] \rangle, \langle 0, X(1) \rangle]$

Eliminable

Given trace t we say that $i \in \text{dom}(t)$ (for non-volatile $l, j < i$):

- *Redundant read after read if $t_i = t_j = R[l=v]$ for some v and there is no release-acquire pair or write to l between j and i*
- *Redundant read after write if $t_i = R[l=v], t_j = W[l=v]$ for some v and there is no release-acquire pair or write to l between j and i*
- *Irrelevant read if t_i is a wildcard non-volatile read*
- *Redundant write after read if $t_i = W[l=v], t_j = R[l=v]$ for some v and there is no release-acquire pair or other access to l between j and i*
- *Overwritten write if $t_i = W[l=v], t_j = W[l=v']$ for some v, v' , and there is no release-acquire pair or other access to l between j and i*

Eliminable

Given trace t we say that $i \in \text{dom}(t)$:

- *Redundant last write if t_i is a normal write and there is no later release action or memory access to the same location*
- *Redundant release if t_i is a release and there are no later synchronization or external action*
- *Redundant external action if t_i is an external action and there are no later synchronization or external actions*

Example – read after read

- Original:
 - 2 cannot be printed
- Eliminated (`r2 := xvol` turns into `r2 := r1`):
 - 2 can be printed

- Non volatile x doesn't solve issue, it creates DRF

Thread 0	Thread 1
<code>r1 := x_{vol}</code>	<code>lock()</code>
<code>lock()</code>	<code>x_{vol} := 1</code>
<code>r2 := x_{vol}</code>	<code>y := 2</code>
<code>if (r2 == 0)</code>	<code>unlock()</code>
<code>print y</code>	
else	
<code>print 5</code>	
<code>unlock()</code>	

Example – read after write

- Original:
 - 1 cannot be printed
- Eliminated ($r1 := x$ turns into $r1 := 1$):
 - if $x := 2$ is written after $x := 1$ then 1 is printed

Thread 0	Thread 1
lock()	lock()
$x := 1$	$x := 2$
$r2 := 3$	unlock()
unlock()	
lock()	
$r1 := x$	
if $x == 1$	
print r2	
else	
print r1	
unlock	

- Removing release-acquire pair between the write and the read makes it so only 3 can be printed which is sound

Example – last write

- Eliminated:
 - 0 can be printed

Thread 0	Thread 1
x:=1	
r1:=x	y:=1
print r1	

Eliminable

- *An index i is eliminable in t if i satisfies one of the conditions*
- *t' is an elimination of t if there's $S \subseteq \text{dom}(t)$ s.t. $t' = t/S$ and all indices in $\text{dom}(t) \setminus S$ are eliminable*
- *A traceset T' is an elimination of a set of traces T if each trace $t' \in T'$ is an elimination of some wildcard trace that belongs-to T .*

t/S – subsequence of t with only indices from S

Semantics - Reorderings

- a is a non-volatile memory access, and b is a non conflicting non-volatile memory access, or an acquire action, or an external action;
- b is a non-volatile memory access, and b is a non conflicting non-volatile memory access, or an release action, or an external action

a \ b	W[x=v _x]	R[x=v _y]	Acquire	Release	External
W[y=v _y]	$x \neq y$	$x \neq y$	☑	x	☑
R[y=v _y]	$x \neq y$	☑	☑	x	☑
Acquire	x	x	x	x	x
Release	☑	☑	x	x	x
External	☑	☑	x	x	x

Example – write with write

Thread 0	Thread 1
lock() x:=1 y:=2 unlock()	lock() r2 := x unlock()

- $x = y$ – New behavior

- Original: [$\langle 0, S(0) \rangle \langle 1, S(1) \rangle$,
 $\langle 0, L[m] \rangle$, $\langle 0, W[x=1] \rangle$, $\langle 0, W[x=2] \rangle$, $\langle 0, U[m] \rangle$, $\langle 1, L[m] \rangle$, $\langle 1, R[x=2] \rangle$, $\langle 1, U[m] \rangle$]
- Transformed: [$\langle 0, S(0) \rangle \langle 1, S(1) \rangle$,
 $\langle 0, L[m] \rangle$, $\langle 0, W[x=2] \rangle$, $\langle 0, W[x=1] \rangle$, $\langle 0, U[m] \rangle$, $\langle 1, L[m] \rangle$, $\langle 1, R[x=1] \rangle$, $\langle 1, U[m] \rangle$]

- $x \neq y$ – Not possible

Example – write with acquire

- Reader write with a later acquire

Thread 0	Thread 1
x:=1 lock() x:=2 unlock()	lock() r1:=x unlock()

- After reorder: [$\langle 0, S(0) \rangle$, $\langle 0, W[x=1] \rangle$, $\langle 0, L[m] \rangle$, $\langle 0, W[x=2] \rangle$, $\langle 0, U[m] \rangle$, $\langle 1, L[m] \rangle$, $\langle 1, R[x=1] \rangle$, $\langle 1, U[m] \rangle$]

Thread 0	Thread 1
lock() x:=1 x:=2 unlock()	lock() r1:=x unlock()

Semantics - Reorderings

A traceset T' is a reordering of a traceset T if each trace t' in T' is a permutation of some trace t from T with conditions:

- Only swap reorderable actions
- Applying the permutation to any prefix of t' , that is, if we leave out from t all the actions that are not in the prefix, then the resulting trace belongs to T .

Notations

- $[a \leftarrow t. P(a)]$ – actions a in sequence t that satisfy condition P
- $[f(a) \mid a \leftarrow t. P(a)]$ – $[a \leftarrow t. P(a)]$ with each element transformed by function f

Semantics - Reorderings

- *A bijection f is a reordering function if*

$f: \text{dom}(t) \rightarrow \text{dom}(t'). i < j, f(j) < f(i) \rightarrow t_j$ is reordable with t_i

- *De-permutation of a prefix of trace t*

$$f_{<n}^{\rightarrow}(t) = [t_{f^{-1}(i)} | i \leftarrow \text{l dom}(t). f^{-1}(i) < n]$$

- *f de-permutes t' to T if f is a reordering function t' and for $n \leq |t'| \rightarrow f^{\rightarrow}(t) \in T$*

- *set of traces T' is a reordering of a set of traces T if for each t' in T' there is a function that de-permutes t' into T*

Safety of Transformations

Safety of Transformations

- any execution of the transformed traceset has the same behavior as some execution of the original traceset, provided that the original program was data race free
- the transformations preserve data race freedom
- the transformations cannot introduce values out-of-thin-air.

Example

- We've seen examples of transformations breaking the first two safety constraints
- Transformation causing out of thin air value :

```
y := 42
r1 := x
if (r1 != 42) y := r1;
print r1
```



initially $x = y = 0$	
r1 := x	r2 := y
y := r1	x := r2
print r1	print r2

Safety of Eliminations - Unelimination

Matching f $f: \text{dom}(I) \rightarrow \text{dom}(I')$ s. t. $I_i = I'_{f(i)}$ where $\text{dom}(t) = \{0, \dots, |t| - 1\}$


Unelimination function is a complete matching between I, I'
s.t.:

- $i < j \in \text{dom}(I') \wedge T(I'_i) = T(I'_j) \rightarrow f(i) < f(j)$
- $i < j \in \text{dom}(I') \wedge A(I'_i), A(I'_j)$ are synchronization or external actions
 $\rightarrow f(i) < f(j)$
- $i \in \text{range}(f), j \in \text{dom}(I) \setminus \text{range}(f)$
 $\wedge A(I_i), A(I_j)$ are synchronization or external actions $\rightarrow i < j$
- $i \in \text{dom}(I) \setminus \text{range}(f) \rightarrow$ is eliminable

Unelimination

- *Let traceset T' be an elimination of traceset T and I' an interleaving of T' . Then there is a wildcard interleaving I belonging-to T and an unelimination function f from I' to I*
- *Let traceset T' be an elimination of a data free traceset T . Then T' is data race free and any execution of T' has the same behaviour as some execution of T .*

Unelimination Example



Unelimination construction

Safety of Reorderings


Unordering function is a complete matching between I, I' s.t.:

- $i < j \in \text{dom}(I') \wedge T(I_i') = T(I_j') \wedge A(I_i'), A(I_j')$ not reordable $\rightarrow f(i) < f(j)$
- $i < j \in \text{dom}(I') \wedge A(I_i'), A(I_j')$ are synchronization or external actions $\rightarrow f(i) < f(j)$
- for each thread θ , the permutation f restricted to actions of θ de
– permutes the trace of θ in I' into T

Unordering

Suppose that traceset T' is a reordering of a data race free traceset T . Then any execution of T' has the same behaviour as some execution of T . Moreover, T' is data race free.

Unordering Example



Out-of-thin-air

- *Origin – t is an origin for v if there is $i \in \text{dom}(t)$ s.t. t_i is a write of v or an external action with value v and there is no $j < i$ s.t. t_j is a read of v*
- *Let traceset T' be a reordering or an elimination of traceset T and suppose that no trace in T is an origin for v , then no trace in T' is an origin for v .*
- *If T does not contain an origin for a value, no execution of T can output that value*

Syntactic Transformations

The syntax

$$ri ::= r \mid i$$
$$T ::= ri == ri \mid ri != ri$$
$$S ::= l := r; \mid r := l; \mid r := ri; \mid \text{lock } m; \mid \text{unlock } m; \mid \text{skip};$$
$$\mid \text{print } r; \mid \{L\} \mid \text{if } (T) S \text{ else } S \mid \text{while } (T) S$$
$$L ::= S \mid S L$$
$$P ::= L \parallel L \parallel \dots \parallel L$$

A simple concurrent language – syntax.

Notations

- A thread local configuration is $\langle \Lambda, \sigma, C \rangle$:
 - Λ is a function that maps monitor names to the nesting level of locks
 - local state σ maps register names to values
 - C is a code fragment, which is either S or L or P from the syntax
- The step relation $\langle \Lambda, \sigma, C \rangle \rightarrow^a \langle \Lambda', \sigma', C' \rangle$ for action a
- $\langle \Lambda, \sigma, C \rangle \Rightarrow_n^t \langle \Lambda', \sigma', C' \rangle$ for a sequence of n transitions
- $\langle \Lambda, \sigma, C \rangle \Downarrow t$ if there exists $\langle \Lambda', \sigma', C' \rangle$ s.t. $\langle \Lambda, \sigma, C \rangle \Rightarrow_n^t \langle \Lambda', \sigma', C' \rangle$
- $[c]_{\Lambda, \sigma} = \{t \mid \langle \Lambda, \sigma, C \rangle \Downarrow t\}$

$\langle \Lambda, \sigma, r := ri; \rangle$	$\xrightarrow{\tau}$	$\langle \Lambda, \sigma[r \mapsto \text{Val}(\sigma, ri)], \text{skip}; \rangle$		(REGS)
$\langle \Lambda, \sigma, x := r; \rangle$	$\xrightarrow{W[x=\sigma(r)]}$	$\langle \Lambda, \sigma, \text{skip}; \rangle$		(WRITE)
$\langle \Lambda, \sigma, r := x; \rangle$	$\xrightarrow{R[x=v]}$	$\langle \Lambda, \sigma[r \mapsto v], \text{skip}; \rangle$	where $v \in \tau(x)$	(READ)
$\langle \Lambda, \sigma, \text{lock } m; \rangle$	$\xrightarrow{L[m]}$	$\langle \Lambda[m \mapsto \Lambda(m) + 1], \sigma, \text{skip}; \rangle$		(LOCK)
$\langle \Lambda, \sigma, \text{unlock } m; \rangle$	$\xrightarrow{U[m]}$	$\langle \Lambda[m \mapsto \Lambda(m) - 1], \sigma, \text{skip}; \rangle$	where $\Lambda(m) > 0$	(ULK)
$\langle \Lambda, \sigma, \text{unlock } m; \rangle$	$\xrightarrow{\tau}$	$\langle \Lambda, \sigma, \text{skip}; \rangle$	where $\Lambda(m) = 0$	(E-ULK)
$\langle \Lambda, \sigma, \text{print } r; \rangle$	$\xrightarrow{X(\sigma(r))}$	$\langle \Lambda, \sigma, \text{skip}; \rangle$		(EXT)
$\langle \Lambda, \sigma, \text{if } (T) S_1 \text{ else } S_2 \rangle$	$\xrightarrow{\tau}$	$\langle \Lambda, \sigma, S_1 \rangle$	if $\text{Val}(\sigma, T) = \text{tt}$	(COND-T)
$\langle \Lambda, \sigma, \text{if } (T) S_1 \text{ else } S_2 \rangle$	$\xrightarrow{\tau}$	$\langle \Lambda, \sigma, S_2 \rangle$	if $\text{Val}(\sigma, T) = \text{ff}$	(COND-F)
$\langle \Lambda, \sigma, \text{while } (T) S \rangle$	$\xrightarrow{\tau}$	$\langle \Lambda, \sigma, S; \text{while } (T) S \rangle$	if $\text{Val}(\sigma, T) = \text{tt}$	(LOOP-T)
$\langle \Lambda, \sigma, \text{while } (T) S \rangle$	$\xrightarrow{\tau}$	$\langle \Lambda, \sigma, \text{skip}; \rangle$	if $\text{Val}(\sigma, T) = \text{ff}$	(LOOP-F)
$\langle \Lambda, \sigma, \text{skip}; L \rangle$	$\xrightarrow{\tau}$	$\langle \Lambda, \sigma, L \rangle$		(SEQ)
$\langle \Lambda, \sigma, \{\text{skip};\} \rangle$	$\xrightarrow{\tau}$	$\langle \Lambda, \sigma, \text{skip}; \rangle$		(BLOCK)
$\langle \Lambda, \sigma, L_0 \parallel \dots \parallel L_n \rangle$	$\xrightarrow{S(i)}$	$\langle \Lambda, \sigma, L_i \rangle$	where $0 \leq i \leq n$	(PAR)

$$\frac{\langle \Lambda, \sigma, S \rangle \xrightarrow{a} \langle \Lambda', \sigma', S' \rangle}{\langle \Lambda, \sigma, S L \rangle \xrightarrow{a} \langle \Lambda', \sigma', S' L \rangle} \text{(EV-SEQ)}$$

$$\frac{\Lambda, \sigma, L \xrightarrow{a} \Lambda', \sigma', L'}{\langle \Lambda, \sigma, \{L\} \rangle \xrightarrow{a} \langle \Lambda', \sigma', \{L'\} \rangle} \text{(EV-BLOCK)}$$

$$\begin{array}{c}
\frac{}{\langle \Lambda, \sigma, C \rangle \xrightarrow[0]{\parallel} \langle \Lambda, \sigma, C \rangle} \text{(TR-ID)} \quad \frac{\langle \Lambda, \sigma, C \rangle \xrightarrow{\tau} \langle \Lambda'', \sigma'', C'' \rangle \quad \langle \Lambda'', \sigma'', C'' \rangle \xrightarrow[n]{\alpha} \langle \Lambda', \sigma', C' \rangle}{\langle \Lambda, \sigma, C \rangle \xrightarrow[n+1]{\alpha} \langle \Lambda', \sigma', C' \rangle} \text{(TR-SEQT)} \\
\frac{\langle \Lambda, \sigma, C \rangle \xrightarrow{a} \langle \Lambda'', \sigma'', C'' \rangle \quad a \neq \tau \quad \langle \Lambda'', \sigma'', C'' \rangle \xrightarrow[n]{\alpha} \langle \Lambda', \sigma', C' \rangle}{\langle \Lambda, \sigma, C \rangle \xrightarrow[n+1]{a::\alpha} \langle \Lambda', \sigma', C' \rangle} \text{(TR-SEQA)}
\end{array}$$

Figure 8. Multi-step Trace Semantics.

$$\begin{array}{c}
\frac{}{S \overset{t}{\rightsquigarrow} S} \text{(T-ID)} \quad \frac{L \overset{t}{\rightsquigarrow} L'}{\{L\} \overset{t}{\rightsquigarrow} \{L'\}} \text{(T-BLOCK)} \quad \frac{S_1 \overset{t}{\rightsquigarrow} S'_1 \quad L_2 \overset{t}{\rightsquigarrow} L'_2}{S_1 L_2 \overset{t}{\rightsquigarrow} S'_1 L'_2} \text{(T-SEQ)} \\
\frac{S_1 \overset{t}{\rightsquigarrow} S'_1 \quad S_2 \overset{t}{\rightsquigarrow} S'_2}{\text{if } (T) \text{ then } S_1 \text{ else } S_2 \overset{t}{\rightsquigarrow} \text{if } (T) \text{ then } S'_1 \text{ else } S'_2} \text{(T-IF)} \\
\frac{S \overset{t}{\rightsquigarrow} S'}{\text{while } (T) S \overset{t}{\rightsquigarrow} \text{while } (T) S'} \text{(T-WHILE)} \quad \frac{\forall i \in \{0, \dots, n\}. S_i \overset{t}{\rightsquigarrow} S'_i}{S_0 \parallel \dots \parallel S_n \overset{t}{\rightsquigarrow} S'_0 \parallel \dots \parallel S'_n} \text{(T-PAR)}
\end{array}$$

Figure 9. Transformation template.

Sytactic Eliminations

Lemma 4. *Let C be a code fragment and $C \overset{e}{\rightsquigarrow} C'$. Then for any monitor states Λ, Λ' , register states σ, σ' and trace t' we have:*

- *If $\langle \Lambda, \sigma, C' \rangle \Downarrow t'$ then there is a wildcard trace t such that $t \rightarrow_e t'$ and for any instance \hat{t} of t we have $\langle \Lambda, \sigma, C \rangle \Downarrow \hat{t}$.*
- *If $\langle \Lambda, \sigma, C' \rangle \xRightarrow{t'} \langle \Lambda', \sigma', \text{skip}; \rangle$ then there is a wildcard trace t such that $t \rightarrow_e t'$ and for any instance \hat{t} of t we have $\langle \Lambda, \sigma, C \rangle \xRightarrow{\hat{t}} \langle \Lambda', \sigma', \text{skip}; \rangle$.*

Theorem 3. *Suppose that $P \overset{e}{\rightsquigarrow} P'$ and $\llbracket P \rrbracket$ is data race free. Then $\llbracket P' \rrbracket$ is data race free, and any execution of $\llbracket P' \rrbracket$ has the same behaviour as some execution of $\llbracket P \rrbracket$.*

$$\frac{x \text{ not volatile} \quad r_1, r_2, x \notin \text{fv}(S) \quad S \text{ sync-free}}{r_1 := x; S; r_2 := x \xrightarrow{e} r_1 := x; S; r_2 := r_1} \text{(E-RAR)}$$

$$\frac{x \text{ not volatile} \quad r_1, r_2, x \notin \text{fv}(S) \quad S \text{ sync-free}}{x := r_1; S; r_2 := x \xrightarrow{e} x := r_1; S; r_2 := r_1} \text{(E-RAW)}$$

$$\frac{x \text{ not volatile} \quad r, x \notin \text{fv}(S) \quad S \text{ sync-free}}{r := x; S; x := r \xrightarrow{e} r := x; S;} \text{(E-WAR)}$$

$$\frac{x \text{ not volatile} \quad r_1, r_2, x \notin \text{fv}(S) \quad S \text{ sync-free}}{x := r_1; S; x := r_2 \xrightarrow{e} S; x := r_2} \text{(E-WBW)}$$

$$\frac{x \text{ not volatile}}{r := x; r := i \xrightarrow{e} r := i} \text{(E-IR)}$$

Figure 10. Additional rules for syntactic elimination.

Syntactic Reorderings

Lemma 5. *Assume that $C \rightsquigarrow^r C'$. Then for each Λ and σ there is a prefix closed set of traces T satisfying these conditions: (i) the set of traces $\llbracket C \rrbracket_{\Lambda, \sigma}$ is a subset of T , (ii) each trace from T is an elimination of some wildcard trace that belongs to $\llbracket C \rrbracket_{\Lambda, \sigma}$, (iii) for each trace t' , if $\langle \Lambda, \sigma, C' \rangle \Downarrow t'$ holds then there is a function that*

Theorem 4. *Suppose that $P \rightsquigarrow^r P'$ and $\llbracket P \rrbracket$ is data race free. Then $\llbracket P' \rrbracket$ is data race free, and any execution of $\llbracket P' \rrbracket$ has the same behaviour as some execution of $\llbracket P \rrbracket$.*

$$\frac{r_1 \neq r_2 \quad x \text{ not volatile}}{r_1 := x; r_2 := y; \overset{r}{\rightsquigarrow} r_2 := y; r_1 := x;} \text{(R-RR)}$$

$$\frac{r_1 \neq r_2 \quad x \neq y \quad x \text{ or } y \text{ not volatile}}{x := r_1; r_2 := y; \overset{r}{\rightsquigarrow} r_2 := y; x := r_1;} \text{(R-WR)}$$

$$\frac{x \text{ not volatile}}{x := r; \text{lock } m; \overset{r}{\rightsquigarrow} \text{lock } m; x := r;} \text{(R-WL)}$$

$$\frac{x \text{ not volatile}}{\text{unlock } m; x := r; \overset{r}{\rightsquigarrow} x := r; \text{unlock } m;} \text{(R-UW)}$$

$$\frac{r_1 \neq r_2 \quad x \text{ not volatile}}{\text{print } r_1; r_2 := x; \overset{r}{\rightsquigarrow} r_2 := x; \text{print } r_1;} \text{(R-XR)}$$

$$\frac{x \neq y \quad y \text{ not volatile}}{x := r_1; y := r_2; \overset{r}{\rightsquigarrow} y := r_2; x := r_1;} \text{(R-WW)}$$

$$\frac{r_1 \neq r_2 \quad x \neq y \quad x, y \text{ not volatile}}{r_1 := x; y := r_2; \overset{r}{\rightsquigarrow} y := r_2; r_1 := x;} \text{(R-RW)}$$

$$\frac{x \text{ not volatile}}{r := x; \text{lock } m; \overset{r}{\rightsquigarrow} \text{lock } m; r := x;} \text{(R-RL)}$$

$$\frac{x \text{ not volatile}}{\text{unlock } m; r := x; \overset{r}{\rightsquigarrow} r := x; \text{unlock } m;} \text{(R-UR)}$$

$$\frac{x \text{ not volatile}}{\text{print } r_1; x := r_2; \overset{r}{\rightsquigarrow} x := r_2; \text{print } r_1;} \text{(R-XW)}$$

Figure 11. Additional rules for syntactic reordering.

Out-of-thin-air

Lemma 6. *Let v be a value such that v is not a default value for any location, i.e., $v \neq 0$. Let P be a program without any statement of the form $r := v$, where r is a register name. Then no trace in the traceset of P is an origin for the value v .*

Theorem 5. *Suppose that c is a constant different from 0, and P a program that does not contain a statement of the form $r := c$, where r is a register. Let P' be a program obtained from P by any composition of syntactic reorderings or eliminations. Then P' cannot output c .*