

# Repairing Sequential Consistency in C/C++11

Ori Lahav

MPI-SWS, Germany\*  
orilahav@mpi-sws.org

Viktor Vafeiadis

MPI-SWS, Germany\*  
viktor@mpi-sws.org

Jeehoon Kang

Seoul National University, Korea  
jeehoon.kang@sf.snu.ac.kr

Chung-Kil Hur

Seoul National University, Korea  
gil.hur@sf.snu.ac.kr

Derek Dreyer

MPI-SWS, Germany\*  
dreyer@mpi-sws.org

## Abstract

The C/C++11 memory model defines the semantics of concurrent memory accesses in C/C++, and in particular supports racy “atomic” accesses at a range of different consistency levels, from very weak consistency (“relaxed”) to strong, sequential consistency (“SC”). Unfortunately, as we observe in this paper, the semantics of SC atomic accesses in C/C++11, as well as in all proposed strengthenings of the semantics, is flawed, in that both suggested compilation schemes to Power are unsound. We propose a better semantics for SC accesses that restores the soundness of the compilation schemes to Power, maintains the DRF-SC guarantee, and provides stronger, more useful, guarantees to SC fences. In addition, we formally prove, for the first time, the correctness of the proposed stronger compilation schemes to Power that preserve load-to-store ordering and avoid “out-of-thin-air” reads.

## 1. Introduction

The C/C++11 memory model (C11 for short) [7] defines the semantics of concurrent memory accesses in C/C++, of which there are two general types: *non-atomic* and *atomic*. Non-atomic accesses are intended for normal data: races on such accesses lead to undefined behavior, thus ensuring that it is sound to subject non-atomic accesses to standard sequential optimizations and reorderings. In contrast, atomic accesses are specifically intended for communication between threads: thus, races on atomics are permitted, but at the cost of imposing restrictions on how such accesses may be merged or reordered during compilation.

The degree to which an atomic access may be reordered with other operations—and more generally, the implementation cost of an atomic access—depends on its *consistency* level, concerning which C11 offers programmers several options according to their needs. Strongest and most expensive are *sequentially consistent* (SC) accesses, whose primary purpose is to restore the simple interleaving semantics of se-

quential consistency [18] if a program (when executed under SC semantics) only has races on SC accesses. This property is called “DRF-SC” and was a main design goal for C11. To ensure DRF-SC, the standard compilation schemes for modern architectures must insert hardware “fence” instructions appropriately into the compiled code, with those for weaker architectures (like Power and ARM) introducing a full (strong) fence adjacent to each SC access.

Weaker than SC atomics are *release-acquire* accesses, which can be used to perform “message passing” between threads without incurring the implementation cost of a full SC access; and weaker and cheaper still are *relaxed* accesses, which are compiled down to plain loads and stores at the machine level and which provide only the minimal synchronization guaranteed by the hardware. Finally, the C11 model also supports language-level *fence* instructions, which provide finer-grained control over where hardware fences are to be placed and serve as a barrier to prevent unwanted compiler optimizations.

In this paper, we are mainly concerned with the semantics of SC atomics (*i.e.*, SC accesses and SC fences), and their interplay with the rest of the model. Since sequential consistency is such a classical, well-understood notion, one might expect that the semantics of SC atomics should be totally straightforward, but sadly, as we shall see, it is not!

The main problem arises in programs that mix SC and non-SC accesses to the same location. Although not common, such mixing is freely permitted by the C11 standard, and has legitimate uses—*e.g.*, as a way of enabling faster (non-SC) reads from an otherwise quite strongly synchronized data structure. Indeed, we know of several examples of code in the wild that mixes SC accesses together with release/acquire or relaxed accesses to the same location: `seqlocks` [8] and Rust’s `crossbeam` library [2]. Now consider the following program (see Manerkar *et al.* [20]):

$$x :=_{sc} 1 \quad \left\| \begin{array}{l} a := x_{acq} // 1 \\ c := y_{sc} // 0 \end{array} \right\| \left\| \begin{array}{l} b := y_{acq} // 1 \\ d := x_{sc} // 0 \end{array} \right\| \left\| y :=_{sc} 1 \right. \\ \text{(IRIW-acq-sc)}$$

\* Saarland Informatics Campus.

Here and in all other programs in this paper, we write  $a, b, \dots$  for local variables (registers), and assume that all variables are initialized to 0. The program contains two variables,  $x$  and  $y$ , which are accessed via SC atomic accesses and also read by acquire-atomic accesses. The annotated behavior (reading  $a = b = 1$  and  $c = d = 0$ ) corresponds to the two threads observing the writes to  $x$  and  $y$  as occurring in different orders, and is forbidden by C11. (We defer the explanation of how C11 forbids this behavior to §2.)


Let’s now consider how this program is compiled to Power. Two compilation schemes have been proposed [6]: the first scheme, the one implemented in the GCC and LLVM compilers, inserts a sync fence *before* each SC access (“leading sync” convention), whereas an alternative scheme inserts a sync fence *after* each SC access (“trailing sync” convention). The intent of both schemes is to have a strong barrier between every pair of SC accesses, and thereby enforce sequential consistency on programs containing only SC accesses. Nevertheless, by mixing SC and release-acquire accesses, one can quickly get into trouble, as illustrated by **IRIW-acq-sc**.

In particular, if one compiles the program into Power using the trailing sync convention, then the behavior is allowed. Since all SC accesses are at the end of the threads, the trailing sync fences have no effect, and the example reduces to IRIW with only acquire reads, which is allowed by the Power memory model. In §2.1, we show further examples illustrating that the other, leading-sync scheme also leads to behaviors in the target of compilation to Power that are not permitted in the source.

Although previous work has found multiple problems in the C11 model (e.g., out-of-thin-air problem [28, 10], the lack of monotonicity [27]), none of them until now affected the correctness of compilation to the mainstream architectures. In contrast, the **IRIW-acq-sc** program and our examples in §2.1 show that both the suggested compilation schemes to Power are unsound with respect to the C11 model, thereby contradicting the published results of [6, 24]. Consequently, the strengthened model of Batty *et al.* [4] is also not efficiently implementable on Power.

In the remainder of the paper, we propose a way to repair the semantics of SC accesses that resolves the problems mentioned above. In particular, our corrected semantics restores the soundness of the suggested compilation schemes to Power. Moreover, it still satisfies the standard DRF-SC theorem: if a program’s sequentially consistent executions only ever exhibit races on SC atomic accesses, then its semantics under full C11 is also sequentially consistent. It is worth noting that our correction only affects the semantics of programs mixing SC and non-SC accesses to the same location: we show that, without such mixing, our correction coincides with the strengthened model of Batty *et al.* [4].

We also apply two additional, orthogonal, corrections to the C11 model, which strengthen the semantics of SC fences. The first fix corrects a problem already noted before



**Figure 1.** An execution of **IRIW-acq-sc** yielding the result  $a = b = 1 \wedge c = d = 0$ .

[24, 19, 15], namely that the current semantics of SC fences does not recover sequential consistency, even when SC fences are placed between every two commands in programs with only release/acquire atomic accesses. The second fix provides stronger “cumulativity” guarantees for programs with SC fences. We justify these strengthenings by proving that the compilation schemes for TSO, Power, and ARMv7 remain sound with the stronger semantics.

Finally, we apply another, mostly orthogonal, correction to the C11 model, in order to address the well-known “out-of-thin-air” problem. The problem is that the C11 standard permits certain executions as a result of causality cycles, which break even basic invariant-based reasoning [10]. The correction, which is simple to state formally, is to strengthen the model to enforce load-to-store ordering for atomic accesses, thereby ruling out such causality cycles, at the expense of requiring a less efficient compilation scheme for relaxed accesses. The idea of this correction is not novel—it has been extensively discussed in the literature [28, 10, 27]—but the suggested compilation schemes to Power and ARMv7 have not yet been proven sound. Here, we give the first proof that one of these compilation schemes—the one that places a fake control dependency after every relaxed read—is sound. The proof is surprisingly delicate, and involves a novel argument similar to that in DRF-SC proofs.

Putting all these corrections together, we propose a new model called RC11 (for Repaired C11) that supports nearly all features of the C11 model except consume atomics (§3). We prove correctness of compilation to TSO (§4), Power (§5), and ARMv7 (§6), the soundness of a wide collection of program transformations (§7) and a DRF-SC theorem (§8).

## 2. The Semantics of SC Atomics in C11: What’s Wrong, and How Can We Fix It?

The C11 memory model defines the semantics of a program as a set of consistent executions. Each execution is a graph. Its nodes,  $E$ , are called *events* and represent the individual memory accesses and fences of the program, while its edges represent various relations among these events:

- The *sequenced-before* ( $\text{sb}$ ) relation, a.k.a. *program order*, captures the order of events in the program’s control flow.
- The *modification order* ( $\text{mo}$ ) is a union of total orders, one for each memory address, totally ordering the writes to that address. Intuitively, it records for each memory

address the globally agreed-upon order in which writes to that address happened.

- Finally, the *reads-from* (**rf**) relation associates each write with the set of reads that read from that write. In a consistent execution, the reads-from relation should be functional (and total) in the second argument: a read must read from exactly one write.

As an example, in Fig. 1, we depict an execution of the **IRIW-acq-sc** program discussed in the introduction. In addition to the events corresponding to the accesses appearing in the program, the execution contains two events for the implicit initialization writes to  $x$  and  $y$ , which are assumed to be sb-before all other events.

**Notation 1.** We write  $R, W, F, RMW$  for the set of read, write, fence, and RMW events in  $E$ . (RMW events are “read-modify-write” events, induced by atomic update operations like fetch-and-add and compare-and-swap.) We also write  $E^{sc}$  for the set of all SC events in  $E$ .

Given a binary relation  $R$ , we write  $R^?, R^+,$  and  $R^*$  respectively to denote its reflexive, transitive, and reflexive-transitive closures. The inverse relation is denoted by  $R^{-1}$ . We denote by  $R_1; R_2$  the left composition of two relations  $R_1, R_2$ , and assume that  $;$  binds tighter than  $\cup$  and  $\setminus$ . Finally, we denote by  $[A]$  the identity relation on a set  $A$ . In particular,  $[A]; R; [B] = R \cap (A \times B)$ .

Based on these three basic relations, let us define some derived relations. First, whenever an acquire or SC read reads from a release or SC write, we say that the write *synchronizes with* (**sw**) the read.<sup>1</sup> Next, we say that one event *happens before* (**hb**) another event if they are connected by a sequence of sb or sw edges. Formally, **hb** is taken to be  $(sb \cup sw)^+$ . For example, in Fig. 1, event  $k$  synchronizes with  $l$  and therefore  $k$  happens-before  $l$  and  $m$ . Lastly, whenever a read event  $e$  reads from a write that is mo-before another write  $f$  to the same location, we say that  $e$  *reads before* (**rb**)  $f$ . Formally, **rb** =  $(rf^{-1}; mo) \setminus [E]$ . (The “ $\setminus [E]$ ” part is needed so that RMW events do not read before themselves.)

Consistent C11 executions require that **hb** is irreflexive (i.e.,  $sb \cup sw$  is acyclic), and further guarantee *coherence* (aka *SC-per-location*). Roughly speaking, coherence ensures that (i) the order of writes to the same location according to **mo** does not contradict **hb** (**COHERENCE-WW**); (ii) reads do not read values written in the future (**NO-FUTURE-READ** and **COHERENCE-RW**); (iii) reads do not read overwritten values (**COHERENCE-WR**); and (iv) two **hb**-related reads from the same location cannot read from two writes in reversed **mo**-order (**COHERENCE-RR**). We refer the reader to Prop. 1 in §3 for a precise formal definition of coherence.

Now, to give semantics to SC atomics, C11 stipulates that in consistent executions, there should be a strict total order, **S**, over all SC events, intuitively corresponding to the order

in which SC events are executed. This order is required to satisfy a number of conditions (but see Remark 1 below):

- (S1) **S** must include **hb** restricted to SC events (formally:  $[E^{sc}]; hb; [E^{sc}] \subseteq S$ );
- (S2) **S** must include **mo** restricted to SC events (formally:  $[E^{sc}]; mo; [E^{sc}] \subseteq S$ );
- (S3) **S** must include **rb** restricted to SC events (formally:  $[E^{sc}]; rb; [E^{sc}] \subseteq S$ );
- (S4-7) **S** must obey a few more conditions having to do with SC fences.

**Remark 1.** The S3 condition above, due to Batty *et al.* [4], is slightly simpler and stronger than the one imposed by the official C11. Crucially, however, **all the problems and counterexamples we observe in this section, concerning the C11 semantics of SC atomics, hold for both Batty *et al.*’s model and the original C11.** The reason we use Batty *et al.*’s version here is that it provides a cleaner starting point for our discussion, and our solution to the problems with C11’s SC semantics will build on it.

Intuitively, the effect of the above conditions is to enforce that, since **S** corresponds to the order in which SC events are executed, it should agree with the other global orders of events: **hb**, **mo**, and **rb**. However, as we will see shortly, condition (S1) is too strong. Before we get there, let us first look at a few examples to illustrate how the conditions on **S** interact to enforce sequential consistency.

Consider the classic “store buffering” litmus test:

$$\begin{array}{l} x :=_{sc} 1 \\ a := y_{sc} // 0 \end{array} \parallel \begin{array}{l} y :=_{sc} 1 \\ b := x_{sc} // 0 \end{array} \quad (SB)$$


Here, the annotated behavior is forbidden by C11. Without loss of generality, assume  $x :=_{sc} 1$  is before  $y :=_{sc} 1$  in **S**. By condition S1, since  $y :=_{sc} 1$  is sequenced before  $b := x_{sc}$ , it is also before  $b := x_{sc}$  in **S**. Thus, by transitivity of **S**,  $x :=_{sc} 1$  is before  $b := x_{sc}$  in **S**. Finally, if the read of  $x$  returns 0, then that means it reads-before  $x :=_{sc} 1$ , which by condition S3 means that **S** must order  $b := x_{sc}$  before  $x :=_{sc} 1$ . This would entail a cycle in **S**, which is impossible.

Similarly, C11’s conditions guarantee that the following (variant given in [29] of the) 2+2W litmus test disallows the annotated weak behavior:

$$\begin{array}{l} x :=_{sc} 1 \\ y :=_{sc} 2 \\ a := y_{rx} // 1 \end{array} \parallel \begin{array}{l} y :=_{sc} 1 \\ x :=_{sc} 2 \\ b := x_{rx} // 1 \end{array} \quad (2+2W)$$

Because of coherence condition (iii), **mo**—and thus, by S2, also **S**—must order  $x :=_{sc} 2$  before  $x :=_{sc} 1$ , and  $y :=_{sc} 2$  before  $y :=_{sc} 1$ ; otherwise, the reads at the end of each thread would be reading overwritten values. At the same time,  $x :=_{sc} 1$  is sequenced before  $y :=_{sc} 2$ , and  $y :=_{sc} 1$  before  $x :=_{sc} 2$ , and thus by S1, those orderings must be included in **S** as well. Together, these induce an illegal cycle in **S**.

<sup>1</sup> The actual definition of **sw** contains further cases, which are not relevant for the current discussion. These are included in our formal model in §3.



**Figure 2.** A C11 execution of **Z6.U**. The initialization of  $y$  is omitted as it is not relevant.

Let us now move to the **IRIW-acq-sc** program from the introduction, whose annotated behavior is also forbidden by C11. To see that, suppose without loss of generality that  $\mathbf{S}(p, k)$  in Fig. 1. We also know that  $\mathbf{S}(k, m)$  because of happens-before via  $l$  (S1). Thus, by transitivity,  $\mathbf{S}(p, m)$ . However, if the second thread reads  $y = 0$ , then  $m$  reads-before  $p$ , in which case  $\mathbf{S}(m, p)$  (S3), and  $\mathbf{S}$  has a cycle.

## 2.1 First Problem: Compilation to Power is Broken

As we saw in the introduction, the **IRIW-acq-sc** example demonstrates that the trailing sync compilation is unsound for the C11 model. We will now see an example showing that the leading sync compilation is also unsound. Consider the following behavior, where all variables are zero-initialized and  $\text{FAI}(y)$  represents an atomic fetch-and-increment of  $y$  returning its value before the increment:

$$\begin{array}{l} x :=_{\text{sc}} 1 \\ y :=_{\text{rel}} 1 \end{array} \parallel \begin{array}{l} b := \text{FAI}(y)_{\text{sc}} // 1 \\ c := y_{\text{rlx}} // 3 \end{array} \parallel \begin{array}{l} y :=_{\text{sc}} 3 \\ a := x_{\text{sc}} // 0 \end{array} \quad (\text{Z6.U})$$

We will show that the behavior is disallowed according to C11, but allowed by its compilation to Power.

Fig. 2 depicts the only execution yielding the behavior in question. The **rf** and **mo** edges are forced because of coherence: even if all accesses in the program were relaxed-atomic, they would have to go this way.  $\mathbf{S}(k, m)$  holds because of condition S1 ( $k$  happens-before  $l$ , which happens-before  $m$ );  $\mathbf{S}(m, o)$  holds because of condition S2 ( $m$  precedes  $o$  in modification order);  $\mathbf{S}(o, p)$  holds because of condition S1 ( $o$  happens-before  $p$ ). Finally, since  $p$  reads  $x = 0$ , we have that  $p$  reads-before  $k$ , so by S3,  $\mathbf{S}(p, k)$ , thus forming a cycle in  $\mathbf{S}$ .

Under the leading sync compilation to Power, however, the behavior is allowed (albeit not yet observed on existing implementations). Intuitively, all but one of the sync fences because of the SC accesses are useless because they are at the beginning of a thread. In the absence of other sync fences, the only remaining sync fence, due to the  $a := x_{\text{sc}}$  load in the last thread, is equivalent to an `lwsync` fence (cf. [15, §7]).

A similar example can be constructed without SC RMW instructions, using SC fences instead (see Appendix A.1).

**What Went Wrong and How to Fix it** Generally, in order to provide coherence, hardware memory models provide rather strong ordering guarantees on accesses to the same memory location. Consequently, for conditions S2 and S3, which only enforce orderings between accesses to the same location,

ensuring that compilation preserves these conditions is not difficult, even for weaker architectures like Power and ARM.

When, however, it comes to ensuring a strong ordering between accesses of *different* memory locations, as S1 does, compiling to weaker hardware requires the insertion of appropriate memory fence instructions. In particular, for Power, to enforce a strong ordering between two **hb**-related accesses, there should be a Power sync fence occurring somewhere in the **hb**-path (the sequence of **sb** and **sw** edges) connecting the two accesses. Unfortunately, in the presence of mixed SC and non-SC accesses, the Power compilation schemes do not always ensure that a sync exists between **hb**-related SC accesses. Specifically, if we follow the trailing sync convention, the **hb**-path (in Fig. 1) from  $k$  to  $m$  starting with an **sw** edge avoids the sync fence placed after  $k$ . Conversely, if we follow the leading sync convention, the **hb**-path (in Fig. 2) from  $k$  to  $m$  ending with an **sw** edge avoids the fence placed before  $m$ . The result is that S1 enforces more ordering than the hardware provides!

So, if requiring that **hb** (on SC events) be included in  $\mathbf{S}$  is too strong a condition, what should we require instead? The essential insight is that, according to either compilation scheme, we know that a fence will necessarily exist between SC accesses  $a$  and  $b$  if the **hb** path from  $a$  to  $b$  starts and ends with an **sb** edge. Secondly, note that if  $a$  is a write and  $b$  is a read that reads directly from  $a$ , then the hardware will preserve the ordering anyway. These two observations lead us to replace condition S1 with the following:

**(S1fix)**  $\mathbf{S}$  must include **hb**, restricted to SC events, and further restricted to **hb**-paths that either start and end with a **sb** edge, or consist of a single **rf** edge  
(formally:  $[\mathbf{E}^{\text{sc}}]; (\text{sb} \cup \text{sb}; \mathbf{hb}; \text{sb} \cup \text{rf}); [\mathbf{E}^{\text{sc}}] \subseteq \mathbf{S}$ ).

We note that condition S1fix, although weaker than S1, suffices to rule out the weak behaviors of the basic litmus tests (i.e., **SB** and **2+2W**). In fact, just to rule out these behaviors, it suffices to require **sb** (on SC events) to be included in  $\mathbf{S}$ .

Further, we note that in the absence of mixing of SC and non-SC accesses to the same location, every **hb**-path between two SC accesses that does not go through another SC access is either a direct **rf**-edge or has to start and end with an **sb** edge, in which case the two conditions coincide.

**Fixing the Model** Before formalizing our fix, let us first rephrase conditions S1–S3 in the more concise style suggested by Batty *et al.* [4]. Instead of expressing them as separate conditions on a total order  $\mathbf{S}$ , Batty *et al.* require a single *acyclicity* condition, namely that  $[\mathbf{E}^{\text{sc}}]; (\mathbf{hb} \cup \mathbf{mo} \cup \mathbf{rb}); [\mathbf{E}^{\text{sc}}]$  be acyclic. (In general, acyclicity of  $\bigcup R_i$  is equivalent to the existence of a total order  $\mathbf{S}$  that contains  $R_1, R_2, \dots$ )

We propose to correct the condition by replacing **hb** with  $\text{sb} \cup \text{sb}; \mathbf{hb}; \text{sb} \cup \text{rf}$ , thus requiring the relation

$$\text{psc}_1 \triangleq [\mathbf{E}^{\text{sc}}]; (\text{sb} \cup \text{sb}; \mathbf{hb}; \text{sb} \cup \text{rf} \cup \mathbf{mo} \cup \mathbf{rb}); [\mathbf{E}^{\text{sc}}]$$

to be acyclic instead. Our weaker condition suffices to provide the most basic usefulness criterion for SC accesses, namely the DRF-SC theorem. It turns out that even the acyclicity of  $[E^{sc}]; (sb \cup rf \cup mo \cup rb); [E^{sc}]$  suffices to prove DRF-SC. This should not be very surprising: in the extreme case when all accesses are SC, this corresponds exactly to the declarative definition of sequential consistency [25].

## 2.2 Second Problem: SC Fences are Too Weak

We move on to a second problem, this time involving SC fences. Denote by  $F^{sc}$  the set of SC fences in  $E$ . The condition of Batty *et al.* [5] for the full model is that

$$psc_{\text{Batty}} \triangleq \left( \frac{[E^{sc}]}{[F^{sc}]} \cup sb \right); (hb \cup mo \cup rb); \left( \frac{[E^{sc}]}{sb; [F^{sc}]} \cup \right)$$


is acyclic. This condition generalizes the earlier condition by forbidding  $(hb \cup mo \cup rb)$ -cycles even between non-SC accesses provided they are preceded/followed by an SC fence. This condition rules out weak behaviors of examples such as **SB** and **2+2W** where all accesses are relaxed and SC fences are placed between them in all threads.

In general, one might expect that inserting an SC fence between every two instructions restores sequential consistency. This holds for hardware memory models, such as TSO, Power, and ARM, for programs with aligned word-sized accesses (for their analogue of SC fences), but does not hold neither in the original C11 model nor in its strengthening [5] for two reasons. The first reason is that C11 declares that programs with racy non-atomic accesses have undefined behavior, and even if fences are placed everywhere such races may exist. There is, however, another way in which putting fences everywhere in C11 does not restore sequential consistency, even if all the accesses are atomic. Consider the following program:

$$x :=_{r1x} 1 \quad \left\| \begin{array}{l} a := x_{r1x} // 1 \\ fence_{sc} \\ b := y_{r1x} // 0 \end{array} \right\| \left\| \begin{array}{l} y :=_{r1x} 1 \\ fence_{sc} \\ c := x_{r1x} // 0 \end{array} \right\| \quad (\text{RWC+syncs})$$

The annotated behavior is allowed according to the model of Batty *et al.* [5]. Fig. 3 depicts a consistent execution yielding this behavior, as the only  $psc_{\text{Batty}}$ -edge is from  $f_1$  to  $f_2$ . Yet, this behavior is disallowed by all implementations of C11. We believe that this is a serious omission of the standard rendering the SC fences too weak, as they cannot be used to enforce sequential consistency. This weakness has also been observed in an C11 implementation of the Chase-Lev deque by Lê *et al.* [19], who report that the weak semantics of SC fences in C11 requires them to unnecessarily strengthen the access modes of certain relaxed writes to SC. (In the context of the **RWC+syncs**, it would amount to making the write to  $x$  in the first thread into an SC write.)

**Remark 2** (Itanium). A possible justification for this weakness of the standard is that there was a fear that the implementation of fences on Itanium does not guarantee the property of



**Figure 3.** An execution of **RWC+syncs** yielding the result  $a = 1 \wedge b = c = 0$ , where the initialization events have been omitted. The **rb** edges are due to the reading from the initialization events and the omitted **mo** edges from those.

restoring sequential consistency when fences are inserted everywhere. This fear is unfounded for two independent reasons. First, all atomic accesses are compiled to release/acquire Itanium accesses on which Itanium fences guarantee ordering. Second, even if this were not the case, Itanium implementations provide multi-copy atomicity, and thus cannot yield the weak outcome of IRIW even without fences [13, §3.3.7.1]. Nevertheless, the whole discussion is probably not very relevant any more, as Itanium is becoming obsolete.

**Fixing the Semantics of SC Fences** Analyzing the execution of **RWC+syncs**, we note that there is a  $sb; rb; rf; sb$  path from  $f_2$  to  $f_1$ , but this path does not contribute to  $psc_{\text{Batty}}$ . Although both **rb** and **rf** edges contribute to  $psc$ , their composition **rb; rf** does not.


To repair the model, we define the *extended coherence order*,  $eco$ , to include the read-from relation, **rf**, the modification order, **mo**, the reads-before relation, **rb**, and also all the compositions of these relations with one another—namely, all orders forced because of the coherence axioms. Our condition then becomes that

$$psc_2 \triangleq \left( \frac{[E^{sc}]}{[F^{sc}]} \cup sb \right); (sb \cup sb; hb; sb \cup eco); \left( \frac{[E^{sc}]}{sb; [F^{sc}]} \cup \right)$$

is acyclic, where  $eco \triangleq (rf \cup mo \cup rb)^+$ . This stronger condition rules out the weak behavior of **RWC+syncs** because there are  $sb; rb; rf; sb$  paths from one fence to another and vice versa (in one direction via the  $x$  accesses and in the other direction via the  $y$  accesses).

Intuitively speaking, compilation to Power remains correct with this stronger model, since  $eco$  exists only between accesses to the same location, on which Power provides strong ordering guarantees.

Now it is easy to see that, given a program without non-atomic accesses, placing an SC fence between every two accesses guarantees SC. By the definition of SC, it suffices to show that  $eco \cup sb$  is acyclic. Consider a  $eco \cup sb$  cycle. Since  $eco$  and  $sb$  are irreflexive and transitive, the cycle necessarily has the form  $(eco; sb)^+$ . Between every two  $eco$  steps, there must be an SC fence. So in effect, we have a cycle in  $(eco; sb; [F^{sc}]; sb)^+$ , which can be regrouped to a cycle in  $([F^{sc}]; sb; eco; sb; [F^{sc}])^+$ , which is forbidden by our model.



**Figure 4.** An abbreviated execution of **W+RWC** yielding  $a = 1 \wedge b = c = 0$ .

### 2.3 Adjustments of the Model

Next, we describe two modifications of our condition above that we employ in our model.

**Restoring Fence Cumulativity** Consider the following variant of the store buffering program, where the write of  $x := 1$  has been moved to another thread with a release-acquire synchronization.

$$\begin{array}{l}
 x :=_{\text{rlx}} 1 \\
 z :=_{\text{rel}} 1
 \end{array}
 \left\|
 \begin{array}{l}
 a := z_{\text{acq}} // 1 \\
 \text{fence}_{\text{sc}} \\
 b := y_{\text{rlx}} // 0
 \end{array}
 \right\|
 \begin{array}{l}
 y :=_{\text{rlx}} 1 \\
 \text{fence}_{\text{sc}} \\
 c := x_{\text{rlx}} // 0
 \end{array}
 \quad (\text{W+RWC})$$

The annotated behavior corresponds to the writes of  $x$  and  $y$  being observed in different orders by the reads, although SC fences having been used in the observer threads. This behavior is disallowed on TSO, Power and ARM because their fences are cumulative: the fences order not only the writes performed by the thread with the fence instruction, but also the writes of other threads that are observed by the thread in question [21].

In contrast, the behavior is allowed by the model described thus far. Consider the execution shown in Fig. 4. While there is a  $\text{sb}; \text{rb}; \text{sb}$  path from  $f$  to  $f'$ , the only path from  $f'$  back to  $f$  is  $\text{sb}; \text{rb}; \text{sb}; \text{sw}; \text{sb}$ , and so the execution is allowed.

To disallow such behaviors, we can strengthen the SC condition and require that

$$\text{psc}_3 \triangleq \left( \begin{array}{l} [\text{E}^{\text{sc}}] \cup \\ [\text{F}^{\text{sc}}]; \text{hb} \end{array} \right); (\text{sb} \cup \text{sb}; \text{hb}; \text{sb} \cup \text{eco}); \left( \begin{array}{l} [\text{E}^{\text{sc}}] \cup \\ \text{hb}; [\text{F}^{\text{sc}}] \end{array} \right)$$

is acyclic, thereby ruling out the cycle in the execution in Fig. 4. (Note that to rule out only the cycle shown in Fig. 4, it would suffice to have replaced only the  $\text{sb}$  to a fence by an  $\text{hb}$ . We can, however, also construct examples, where it is useful for the  $\text{sb}$  from a fence to be replaced by  $\text{hb}$ . We thus strengthen them both.)

**Elimination of SC Accesses** Finally, we observe that our condition disallows the elimination of an SC write immediately followed by another SC write to the same location, as well as of an SC read immediately preceded by an SC read from the same location. While no existing compiler performs these eliminations, these are sound under sequential consistency, and one may wish to preserve their soundness under weak memory.

To see the unsoundness of eliminating an overwritten SC write, consider the following program. The annotated

behavior is forbidden, but it will become allowed after eliminating  $x :=_{\text{sc}} 1$ .

$$\begin{array}{l}
 a := x_{\text{acq}} // 2 \\
 b := y_{\text{sc}} // 0
 \end{array}
 \left\|
 \begin{array}{l}
 x :=_{\text{sc}} 1 \\
 x :=_{\text{sc}} 2
 \end{array}
 \right\|
 \begin{array}{l}
 y :=_{\text{sc}} 1 \\
 c := x_{\text{sc}} // 0
 \end{array}
 \quad (\text{WWmerge})$$

Similarly, the unsoundness of eliminating a repeated SC read is witnessed by the following program. Again, the annotated behavior is forbidden, but it will become allowed after replacing  $b := x_{\text{sc}}$  by  $b := a$ .

$$\begin{array}{l}
 y :=_{\text{sc}} 1 \\
 x :=_{\text{rel}} 1
 \end{array}
 \left\|
 \begin{array}{l}
 a := x_{\text{sc}} // 1 \\
 b := x_{\text{sc}} // 1
 \end{array}
 \right\|
 \begin{array}{l}
 c := x_{\text{rlx}} // 1 \\
 x :=_{\text{sc}} 2 \\
 d := y_{\text{sc}} // 0
 \end{array}
 \quad (\text{RRmerge})$$

The problem here is that these transformations remove an  $\text{sb}$ -edge, and thus removes an  $\text{sb}; \text{hb}; \text{sb}$  path between two SC accesses.<sup>2</sup> Note that the removed  $\text{sb}$ -edges are all edges between same location accesses. Thus, supporting these transformations can be achieved by a slight weakening of our model. The solution is to replace  $\text{sb}; \text{hb}; \text{sb}$  in  $\text{psc}_3$  by  $\text{sb}|_{\neq 1\text{oc}}; \text{hb}; \text{sb}|_{\neq 1\text{oc}}$ , where  $\text{sb}|_{\neq 1\text{oc}}$  denotes  $\text{sb}$ -edges between accesses to different locations. Our final condition becomes acyclicity of the following relation:

$$\text{psc} \triangleq \left( \begin{array}{l} [\text{E}^{\text{sc}}] \cup \\ [\text{F}^{\text{sc}}]; \text{hb} \end{array} \right); \left( \begin{array}{l} \text{sb} \cup \text{eco} \cup \\ \text{sb}|_{\neq 1\text{oc}}; \text{hb}; \text{sb}|_{\neq 1\text{oc}} \end{array} \right); \left( \begin{array}{l} [\text{E}^{\text{sc}}] \cup \\ \text{hb}; [\text{F}^{\text{sc}}] \end{array} \right)$$

We note that this change does not affect programs that do not mix SC and non-SC accesses to the same location.

### 2.4 A Final Problem: Out-of-Thin-Air Reads

The C11 memory model suffers from a major problem, known as the “out-of-thin-air problem” [28, 10]. Designed to allow efficient compilation and many optimization opportunities for relaxed accesses, the model happened to be too weak, admitting “thin-air” behaviors, which no implementation exhibits. The standard example is load buffering with some form of dependencies:

$$\begin{array}{l}
 a := x_{\text{rlx}} // 1 \\
 \text{if}(a) y :=_{\text{rlx}} a
 \end{array}
 \left\|
 \begin{array}{l}
 b := y_{\text{rlx}} // 1 \\
 \text{if}(b) x :=_{\text{rlx}} b
 \end{array}
 \right.
 \quad (\text{LB+deps})$$

In this program, the formalized C11 model by Batty *et al.* [7] allows reading  $a = b = 1$  even though the value does not appear in the program. The reason is that the execution where both threads read and write the value 1 is consistent: each read reads from the write of the other thread. As one might expect, such behaviors are very problematic because they invalidate almost all forms of formal reasoning about the programs. In particular, the example above demonstrates a violation of DRF-SC, the most basic guarantee that users of C11 were intended to assume: **LB+deps** has no races under sequential consistency, and yet has some non-SC behavior.

Fixing the model in a way that forbids all out-of-thin-air behaviors and still allows the most efficient compilation is

<sup>2</sup>To assist the reader, execution graphs are depicted in Appendix A.2.

beyond the scope of the current paper (see [14] for a possible solution).

In this paper, we will settle for a simpler solution of requiring  $\text{sb} \cup \text{rf}$  to be acyclic. This is a relatively straightforward way to avoid the problem, although it carries some performance cost. Clearly, it rules out the weak behavior of the following load-buffering program, which is nevertheless permitted by the Power and ARM architectures.

$$\begin{array}{l} a := x_{\text{rlx}} // 1 \\ y :=_{\text{rlx}} 1 \end{array} \parallel \begin{array}{l} b := y_{\text{rlx}} // 1 \\ x :=_{\text{rlx}} 1 \end{array} \quad (\text{LB})$$

To correctly compile the stronger model to Power and ARM one has to either introduce a fence between a relaxed-atomic read and a subsequent relaxed-atomic write or a forced dependency between every such pair of accesses [10]. The latter can be achieved by inserting a dummy control-dependent branch after every relaxed-atomic read.

While the idea of strengthening C11 to require acyclicity of  $\text{sb} \cup \text{rf}$  is well-known [28, 10], we are not aware of any proof showing that the proposed compilation schemes of Boehm and Demsky [10] are correct, nor that DRF-SC holds under this assumption. The latter is essential for assessing our corrected model, as it is a key piece of evidence showing that our semantics for SC accesses is not overly weak.

Importantly, even in this stronger model, non-atomic accesses are compiled to plain machine loads and stores. This is what makes the compilation correctness proof highly non-trivial, as the Power model allows certain  $\text{sb} \cup \text{rf}$  cycles involving plain loads and stores. As a result, one has to rely on the “catch-fire” semantics (races on non-atomic accesses result in undefined behavior) for explaining behaviors that involve such cycles. A similar argument is needed for proving the correctness of non-atomic read-write reordering.


### 3. The Proposed Memory Model

In this section, we formally define our proposed corrected version of the C11 model, which we call RC11. Similar to C11, the RC11 model is given in a “declarative” style in three steps: we associate a set of graphs (called *executions*) to every program (§3.1), filter this set by imposing a consistency predicate (§3.2), and finally define the outcomes of a program based on the set of its consistent executions (§3.3). At the end of the section, we compare our model with C11 (§3.4).

Before we start, we introduce some further notation. Given a binary relation  $R$ ,  $\text{dom}(R)$  and  $\text{codom}(R)$  denote its domain and codomain. Given a function  $f$ ,  $=_f$  denotes the set of  $f$ -equivalent pairs ( $=_f \triangleq \{\langle a, b \rangle \mid f(a) = f(b)\}$ ), and  $R|_f$  denotes the restriction of  $R$  to  $f$ -equivalent pairs ( $R|_f \triangleq R \cap =_f$ ). When  $R$  is a strict partial order,  $R|_{\text{imm}}$  denotes the set of all *immediate*  $R$ -edges, i.e., pairs  $\langle a, b \rangle \in R$  such that for every  $c$ ,  $\langle c, b \rangle \in R$  implies  $\langle c, a \rangle \in R^2$ , and  $\langle a, c \rangle \in R$  implies  $\langle b, c \rangle \in R^2$ .

We assume finite sets  $\text{Loc}$  and  $\text{Val}$  of locations and values. We use  $x, y, z$  as metavariables for locations and  $v$  for values.

The model supports several modes for accesses and fences, partially ordered by  $\sqsubseteq$  as follows:



#### 3.1 From Programs to Executions

First, the program is translated into a wide set of executions. An *execution*  $G$  consists of:

1. a finite set of events  $E \subseteq \mathbb{N}$  containing a distinguished set  $E_0 = \{a_0^x \mid x \in \text{Loc}\}$  of initialization events. We use  $a, b, \dots$  as metavariables for events.
2. a function  $\text{lab}$  assigning a *label* to every event in  $E$ . Labels are of one of the following forms:
  - $R^o(x, v)$  where  $o \in \{\text{na}, \text{rlx}, \text{acq}, \text{sc}\}$ .
  - $W^o(x, v)$  where  $o \in \{\text{na}, \text{rlx}, \text{rel}, \text{sc}\}$ .
  - $F^o$  where  $o \in \{\text{acq}, \text{rel}, \text{acqrel}, \text{sc}\}$ .

We assume that  $\text{lab}(a_0^x) = W^{\text{na}}(x, 0)$  for every  $a_0^x \in E_0$ .

$\text{lab}$  naturally induces functions  $\text{typ}$ ,  $\text{mod}$ ,  $\text{loc}$ ,  $\text{val}_r$ , and  $\text{val}_w$  that return (when applicable) the type (R, W or F), mode, location, and read/written value of an event.

For  $T \in \{\text{R}, \text{W}, \text{F}\}$ ,  $T$  denotes the set  $\{e \in E \mid \text{typ}(e) = T\}$ . We also concatenate the event sets notations, use subscripts to denote the accessed location, and superscripts for access modes (e.g.,  $\text{RW} = \text{R} \cup \text{W}$  and  $\text{W}_x^{\text{rel}}$  denotes all events  $a \in \text{W}$  with  $\text{loc}(a) = x$ , and  $\text{mod}(a) \sqsupseteq \text{rel}$ ).

3. a strict partial order  $\text{sb} \subseteq E \times E$ , called *sequenced-before*, which orders the initialization events before all other events, i.e.,  $E_0 \times (E \setminus E_0) \subseteq \text{sb}$ .
4. a binary relation  $\text{rmw} \subseteq [\text{R}]; (\text{sb}|_{\text{imm}} \cap =_{\text{loc}}); [\text{W}]$ , called *read-modify-write pairs*, such that for every  $\langle a, b \rangle \in \text{rmw}$ ,  $\langle \text{mod}(a), \text{mod}(b) \rangle$  is one of the following:
  - $\langle \text{rlx}, \text{rlx} \rangle$  ( $\text{RMW}^{\text{rlx}}$ )
  - $\langle \text{acq}, \text{rel} \rangle$  ( $\text{RMW}^{\text{acqrel}}$ )
  - $\langle \text{acq}, \text{rlx} \rangle$  ( $\text{RMW}^{\text{acq}}$ )
  - $\langle \text{sc}, \text{sc} \rangle$  ( $\text{RMW}^{\text{sc}}$ )
  - $\langle \text{rlx}, \text{rel} \rangle$  ( $\text{RMW}^{\text{rel}}$ )

We denote by  $\text{At}$  the set of all events in  $E$  that are a part of an  $\text{rmw}$  edge (that is,  $\text{At} = \text{dom}(\text{rmw}) \cup \text{codom}(\text{rmw})$ ).

5. a binary relation  $\text{rf} \subseteq [\text{W}]; =_{\text{loc}}; [\text{R}]$  called *reads-from*, satisfying (i)  $\text{val}_w(a) = \text{val}_r(b)$  for every  $\langle a, b \rangle \in \text{rf}$ ; and (ii)  $a_1 = a_2$  whenever  $\langle a_1, b \rangle, \langle a_2, b \rangle \in \text{rf}$ .
6. a strict partial order  $\text{mo}$  on  $\text{W}$ , called *modification order*, which is a disjoint union of relations  $\{\text{mo}_x\}_{x \in \text{Loc}}$ , such that each  $\text{mo}_x$  is a strict total order on  $\text{W}_x$ .

In what follows, to resolve ambiguities, we may include a prefix “ $G$ .” to refer to the components of an execution  $G$ .

Executions of a given program represent prefixes of traces of shared memory accesses and fences that are generated by the program. In this paper, we only consider “partitioned” programs of the form  $\parallel_{i \in \text{Tid}} c_i$ , where  $\text{Tid}$  is a finite set of thread identifiers,  $\parallel$  denotes parallel composition, and




Figure 5. An execution of Z6.U.

each  $c_i$  is a sequential program. Then, the set of executions associated with a given program is defined by induction over the structure of sequential programs. We do not define formally this construction (it depends on the particular syntax and features of the source programming language). In this initial stage the read values are not restricted whatsoever (and  $\mathbf{rf}$  and  $\mathbf{mo}$  are arbitrary). Note that the set of executions of a program  $P$  is taken to be *prefix-closed*: an  $\mathbf{sb}$ -prefix of an execution of  $P$  (which includes at least the initialization events) is also considered to be an execution of  $P$ . By *full* executions of  $P$ , we refer to executions of  $P$  that represent traces generated by the whole program  $P$ .

We show an example of an execution in Fig. 5. This is a full execution of the Z6.U program, and is essentially the same as the C11 execution shown in Fig. 2, except that for convenience our executions represent RMWs differently from C11 executions. Here each RMW is represented as two events, a read and a write, related by the  $\mathbf{rmw}$  relation, whereas in C11 they are represented by single RMW events, which act as both the read and the write of the RMW. Our choice is in line with the Power and ARM memory models, and simplifies a bit the formal development (*e.g.*, the definition of receptiveness).

### 3.2 Consistent Executions

The main part of the memory model is filtering the consistent executions among all executions of the program. The first obvious restriction is that every read should read some written value (formally,  $\mathbf{R} \subseteq \mathbf{codom}(\mathbf{rf})$ ). We refer to such executions as *complete*. Next, the model defines several constraints with the help of a number of derived relations.

$$\begin{aligned} \mathbf{rs} &\triangleq [\mathbf{W}]; \mathbf{sb}|_{\mathbf{1oc}}^?; [\mathbf{W}^{\neg\mathbf{rlx}}]; (\mathbf{rf}; \mathbf{rmw})^* && \text{(release sequence)} \\ \mathbf{sw} &\triangleq [\mathbf{E}^{\neg\mathbf{rel}}]; ([\mathbf{F}]; \mathbf{sb})^?; \mathbf{rs}; \mathbf{rf}; && \text{(synchronizes with)} \\ &[\mathbf{R}^{\neg\mathbf{rlx}}]; (\mathbf{sb}; [\mathbf{F}])^?; [\mathbf{E}^{\neg\mathbf{acq}}] \\ \mathbf{hb} &\triangleq (\mathbf{sb} \cup \mathbf{sw})^+ && \text{(happens-before)} \end{aligned}$$

An important derived relation is the *happens-before* order ( $\mathbf{hb}$ ), which intuitively records when an event is globally perceived as occurring before another one. Happens-before is defined in terms of two more basic definitions. First, following [27], the *release sequence* ( $\mathbf{rs}$ ) of a write contains the write itself and all later writes to the same location in the same thread, as well as all RMWs that recursively read from such writes. Next, a release event  $a$  *synchronizes with* ( $\mathbf{sw}$ ) an acquire event  $b$ , whenever  $b$  (or, in case  $b$  is a fence, some  $\mathbf{sb}$ -prior read) reads from the release sequence of  $a$  (or in

case  $a$  is a fence, of some  $\mathbf{sb}$ -later write). Finally, we say that an event  $a$  *happens-before* another event  $b$  if there is a path from  $a$  to  $b$  consisting of  $\mathbf{sb}$  and  $\mathbf{sw}$  edges.

Next, we define the *extended coherence order*,  $\mathbf{eco}$ , to be  $(\mathbf{rf} \cup \mathbf{mo} \cup \mathbf{rb})^+$ , where  $\mathbf{rb}$  is the reads-before order. Since the modification order,  $\mathbf{mo}$ , is transitive, the definition of  $\mathbf{eco}$  can be simplified as follows:

$$\begin{aligned} \mathbf{rb} &\triangleq \mathbf{rf}^{-1}; \mathbf{mo} && \text{(reads-before or from-read)} \\ \mathbf{eco} &\triangleq \mathbf{rf} \cup (\mathbf{mo} \cup \mathbf{rb}); \mathbf{rf}^? && \text{(extended coherence order)} \end{aligned}$$

We remark that  $\mathbf{eco}$  is a strict order. Finally, we define the partial SC relation,  $\mathbf{psc}$ , as follows.

$$\mathbf{psc} \triangleq \left( \begin{array}{c} [\mathbf{E}^{\mathbf{sc}}] \cup \\ [\mathbf{F}^{\mathbf{sc}}]; \mathbf{hb} \end{array} \right); \left( \begin{array}{c} \mathbf{sb} \cup \mathbf{eco} \cup \\ \mathbf{sb}|_{\neq\mathbf{1oc}}; \mathbf{hb}; \mathbf{sb}|_{\neq\mathbf{1oc}} \end{array} \right); \left( \begin{array}{c} [\mathbf{E}^{\mathbf{sc}}] \cup \\ \mathbf{hb}; [\mathbf{F}^{\mathbf{sc}}] \end{array} \right)$$

where  $\mathbf{sb}|_{\neq\mathbf{1oc}} \triangleq [\mathbf{RW}]; \mathbf{sb}; [\mathbf{RW}] \setminus \mathbf{sb}|_{\mathbf{1oc}}$ .

Using these derived relations, RC11-consistency imposes four constraints on executions:

**Definition 1.** An execution  $G$  is called *RC11-consistent* if it is complete and the following hold:

- $\mathbf{hb}; \mathbf{eco}^?$  is irreflexive. (COHERENCE)
- $\mathbf{rmw} \cap (\mathbf{rb}; \mathbf{mo}) = \emptyset$ . (ATOMICITY)
- $\mathbf{psc}$  is acyclic. (SC)
- $\mathbf{sb} \cup \mathbf{rf}$  is acyclic. (NO-THIN-AIR)

**COHERENCE** ensures that programs with only one shared location are sequentially consistent, as at least two locations are needed for a cycle in  $\mathbf{sb} \cup \mathbf{eco}$ . **ATOMICITY** ensures that the read and the write comprising a RMW are adjacent in  $\mathbf{eco}$ : there is no write event in between. The **SC** condition is the main novelty of RC11 and will be used to show the DRF-SC theorem and other criteria for ensuring sequential consistency (see §8). Finally, **NO-THIN-AIR** rules out thin-air behaviors, albeit at a performance cost, as we will see in §5.

### 3.3 Program Outcomes

Finally, in order to allow the compilation of non-atomic read and writes to plain machine load and store instructions (as well as the compiler to reorder such accesses), RC11 follows the “catch-fire” approach: races on non-atomic accesses result in undefined behavior, that is, any outcome is allowed. Formally, it is defined as follows.

**Definition 2.** Two events  $a$  and  $b$  are called *conflicting* in an execution  $G$  if  $a, b \in \mathbf{E}$ ,  $\mathbf{W} \in \{\mathbf{typ}(a), \mathbf{typ}(b)\}$ ,  $a \neq b$ , and  $\mathbf{1oc}(a) = \mathbf{1oc}(b)$ . A pair  $\langle a, b \rangle$  is called a *race* in  $G$  (denoted  $\langle a, b \rangle \in \mathbf{race}$ ) if  $a$  and  $b$  are conflicting events in  $G$ , and  $\langle a, b \rangle \notin \mathbf{hb} \cup \mathbf{hb}^{-1}$ .

**Definition 3.** An execution  $G$  is called *racy* if there is some  $\langle a, b \rangle \in \mathbf{race}$  with  $\mathbf{na} \in \{\mathbf{mod}(a), \mathbf{mod}(b)\}$ . A program  $P$  has *undefined behavior* under RC11 if it has some racy RC11-consistent execution.



**Definition 4.** The *outcome* of an execution  $G$  is the function assigning to every location  $x$  the value written by the **mo**-maximal event in  $W_x$ . We say that  $O : \text{Loc} \rightarrow \text{Val}$  is an *outcome of a program  $P$  under RC11* if either  $O$  is an outcome of some RC11-consistent full execution of  $P$ , or  $P$  has undefined behavior under RC11.

### 3.4 Comparison with C11

Besides the new **SC** and **NO-THIN-AIR** conditions, RC11 differs in a few other ways from C11.

- It does not support *consume* accesses, a premature feature of C11 that is not implemented by major compilers, nor locks, as they can be straightforwardly implemented with release-acquire accesses.
- For simplicity, it assumes all locations are initialized.
- It incorporates the fixes proposed by Vafeiadis *et al.* [27], namely (i) the strengthening of the release sequences definition, (ii) the removal of restrictions about different threads in the definition of synchronization, and (iii) the lack of distinction between atomic and non-atomic locations (and accordingly omitting the problematic **rf**  $\subseteq$  **hb** condition for non-atomic locations). The third fix avoids out-of-thin-air problems that arise when performing non-atomic accesses to atomic location [5, §5].
- It does not consider “unsequenced races” between atomic accesses to have undefined behavior. (Such gratuitous undefined behavior is not needed for any of our results.)

We have also made three presentational changes: (1) we have a much more concise axiomatization of coherence; (2) we model RMWs using two events; and (3) we do not have a total order over SC atomics.

**Proposition 1.** RC11’s **COHERENCE** condition is equivalent to the conjunction of the following constraints of C11:

- **hb** is irreflexive. (IRREFLEXIVE-HB)
- **rf**; **hb** is irreflexive. (NO-FUTURE-READ)
- **mo**; **rf**; **hb** is irreflexive. (COHERENCE-RW)
- **mo**; **hb** is irreflexive. (COHERENCE-WW)
- **mo**; **hb**; **rf**<sup>-1</sup> is irreflexive. (COHERENCE-WR)
- **mo**; **rf**; **hb**; **rf**<sup>-1</sup> is irreflexive. (COHERENCE-RR)

**Proposition 2.** The **SC** condition is equivalent to requiring the existence of a total strict order **S** on  $E^{\text{sc}}$  such that **S**; **psc** is irreflexive.

Finally, the next proposition ensures that without mixing SC and non-SC accesses to the same location, RC11 supplies the stronger guarantee of C11. As a consequence, programmers that never mix such accesses may completely ignore the difference between RC11 and C11 regarding SC.

**Proposition 3.** If all SC accesses are to distinguished locations (for every  $a, b \in E \setminus E_0$ , if  $\text{mod}(a) = \text{sc}$  and  $\text{loc}(a) = \text{loc}(b)$  then  $\text{mod}(b) = \text{sc}$ ) then  $[E^{\text{sc}}]; \text{hb}; [E^{\text{sc}}] \subseteq \text{psc}$ .

$(\mathbb{R}) \triangleq \text{MOV (from memory)}$	$(\mathbb{W}^{\text{rel}}) \triangleq \text{MOV (to memory)}$
$(\mathbb{W}^{\text{sc}}) \triangleq \text{MOV; MFENCE or XCHG}$	$(\mathbb{RMW}) \triangleq \text{CMPXCHG}$
$(\mathbb{F}^{\text{sc}}) \triangleq \text{No operation}$	$(\mathbb{F}^{\text{sc}}) \triangleq \text{MFENCE}$

**Figure 6.** Compilation to TSO.

## 4. Compilation to x86-TSO

In this section, we show that RC11 can be correctly compiled to the TSO architecture. Fig. 6 summarizes the proposed compilation scheme to TSO [1], which is implemented in the GCC and the LLVM compilers. Since TSO provides much stronger consistency guarantees than Power, it allows more language primitives to be compiled to plain loads and stores. Barriers are only needed for the compilation of SC writes, either in the form of explicit fences, or by performing an atomic exchange that includes an implicit fence.

While a direct compilation correctness proof is straightforward, assuming TSO’s declarative model of by Owens *et al.* [23], we follow here a different simpler approach utilizing the recent result of Lahav and Vafeiadis [17]. That result provides an alternative characterization of the TSO memory model, in terms of program transformations (or “compiler optimizations”). They show that every weak behavior of TSO can be explained by a sequence of:

- load-after-store reorderings  
(e.g.,  $\text{MOV } [x] \ 1; \text{ MOV } r \ [y] \rightsquigarrow \text{MOV } r \ [y]; \text{ MOV } [x] \ 1$ ); and
- load-after-store eliminations  
(e.g.,  $\text{MOV } [x] \ 1; \text{ MOV } r \ [x] \rightsquigarrow \text{MOV } [x] \ 1; \text{ MOV } r \ 1$ ).

They further outline an application of this characterization to prove compilation correctness, which we follow here. Accordingly, we have to meet three conditions:

1. Every outcome of the compiled program under SC is an outcome of the source program under RC11. This trivially holds, since obviously RC11 is weaker than SC (even if arbitrary fences are added to the source).
2. Every store-load reordering that can be applied on the compiled program corresponds to a transformation on the source program that is sound under RC11. Indeed, the compilation scheme ensures that adjacent load after store in the compiled program ( $\llbracket P \rrbracket$ ) correspond to adjacent read after non SC write in the source  $P$ . These can be soundly reordered under RC11 (see §7), resulting in a program  $P'$  whose compilation ( $\llbracket P' \rrbracket$ ) is identical the reordered ( $\llbracket P \rrbracket$ ).
3. Every load-after-store elimination that can be applied on the compiled program corresponds to a transformation on the source program that is sound under RC11. Again, the compilation scheme ensures that an load adjacently after a store in the compiled program ( $\llbracket P \rrbracket$ ) corresponds to an adjacent read after a non SC write in the source  $P$ . The read can be soundly eliminated under RC11 (see §7),

A similar argument establishes the correctness of an alternative compilation scheme to TSO that places a barrier before SC reads rather than after SC writes. Since there are

typically more SC reads than SC writes in programs, this scheme is less preferred.

## 5. Compilation to Power

In this section, we present the Power model and the mappings of language operations to Power instructions. We then prove the correctness of compilation from RC11 to Power.

As a model of the Power architecture, we use the recent declarative model by Alglave *et al.* [3], which we denote by Power. Its executions are similar to the ones above, with the following exceptions:

- Read/write labels have the form  $R(x, v)$  and  $W(x, v)$  (they do not include a “mode”).
- Power executions track syntactic dependencies between events in the same thread, and derive a relation called *preserved program order*, denoted  $\text{ppo}$ , which is a subset of  $\text{sb}$  guaranteed to be preserved. The exact definition of  $\text{ppo}$  is quite intricate, and is included in Appendix F.
- Power has two types of fence events: a “lightweight fence” and a “full fence”. We denote by  $F^{\text{lwsync}}$  and  $F^{\text{sync}}$  the set of all lightweight fence and full fence events in a Power execution. Power’s “instruction fence” ( $\text{isync}$ ) is used to derive  $\text{ppo}$  but is not recorded in executions.

In addition to  $\text{ppo}$ , the following additional derived relations are needed to define Power-consistency (see [3] for further explanations and details).

- $\text{sync} \triangleq [\text{RW}]; \text{sb}; [F^{\text{sync}}]; \text{sb}; [\text{RW}]$
- $\text{lwsync} \triangleq [\text{RW}]; \text{sb}; [F^{\text{lwsync}}]; \text{sb}; [\text{RW}] \setminus (W \times R)$
- $\text{fence} \triangleq \text{sync} \cup \text{lwsync}$  (*fence order*)
- $\text{hb}_p \triangleq \text{ppo} \cup \text{fence} \cup \text{rfe}$  (*Power’s happens-before*)
- $\text{prop}_1 \triangleq [W]; \text{rfe}^?; \text{fence}; \text{hb}_p^*; [W]$
- $\text{prop}_2 \triangleq (\text{mo} \cup \text{rbe})^?; \text{rfe}^?; (\text{fence}; \text{hb}_p^*)^?; \text{sync}; \text{hb}_p^*$
- $\text{prop} \triangleq \text{prop}_1 \cup \text{prop}_2$  (*propagation relation*)

where for every relation  $c$  (e.g.,  $\text{rf}$ ,  $\text{mo}$ , etc.), we denote by  $\text{ci}$  and  $\text{ce}$  (internal  $c$  and external  $c$ ) its thread-internal and thread-external restrictions. Formally,  $\text{ci} = c \cap \text{sb}$  and  $\text{ce} = c \setminus \text{sb}$ .

**Definition 5.** A Power execution  $G$  is *Power-consistent* if it is complete and the following hold:

1.  $\text{sb}|_{\text{loc}} \cup \text{rf} \cup \text{rb} \cup \text{mo}$  is acyclic. (SC-PER-LOC)
2.  $\text{rbe}; \text{prop}; \text{hb}_p^*$  is irreflexive. (OBSERVATION)
3.  $\text{mo} \cup \text{prop}$  is acyclic. (PROPAGATION)
4.  $\text{rmw} \cap (\text{rbe}; \text{mo})$  is irreflexive. (POWER-ATOMICITY)
5.  $\text{hb}_p$  is acyclic. (POWER-NO-THIN-AIR)

**Remark 3.** The model in [3] contains an additional constraint:  $\text{mo} \cup [\text{At}]; \text{sb}; [\text{At}]$  should be acyclic (recall that  $\text{At} = \text{dom}(\text{rmw}) \cup \text{codom}(\text{rmw})$ ). Since none of our proofs requires this property, we excluded it from Def. 5.

$(R^{\text{na}})$	$\triangleq \text{ld}$	$(W^{\text{na}})$	$\triangleq \text{st}$
$(R^{\text{rlx}})$	$\triangleq \text{ld}; \text{cmp}; \text{bc}$	$(W^{\text{rlx}})$	$\triangleq \text{st}$
$(R^{\text{acq}})$	$\triangleq \text{ld}; \text{cmp}; \text{bc}; \text{isync}$	$(W^{\text{rel}})$	$\triangleq \text{lwsync}; \text{st}$
$(F^{\text{sync}})$	$\triangleq \text{lwsync}$	$(F^{\text{sc}})$	$\triangleq \text{sync}$
$(\text{RMW}^{\text{rlx}})$	$\triangleq \text{L}; \text{lwarx}; \text{cmp}; \text{bc}; \text{Le}; \text{stwcx.}; \text{bc}; \text{L}; \text{Le};$		
$(\text{RMW}^{\text{acq}})$	$\triangleq (\text{RMW}^{\text{rlx}}); \text{isync}$		
$(\text{RMW}^{\text{rel}})$	$\triangleq \text{lwsync}; (\text{RMW}^{\text{rlx}})$		
$(\text{RMW}^{\text{acqrel}})$	$\triangleq \text{lwsync}; (\text{RMW}^{\text{rlx}}); \text{isync}$		

**Figure 7.** Compilation of non-SC primitives to Power.

Leading sync	Trailing sync
$(R^{\text{sc}})$	$\triangleq \text{sync}; (R^{\text{acq}})$
$(W^{\text{sc}})$	$\triangleq \text{sync}; \text{st}$
$(\text{RMW}^{\text{sc}})$	$\triangleq \text{sync}; (\text{RMW}^{\text{acq}})$
$(R^{\text{sc}})$	$\triangleq \text{ld}; \text{sync}$
$(W^{\text{sc}})$	$\triangleq (W^{\text{rel}}); \text{sync}$
$(\text{RMW}^{\text{sc}})$	$\triangleq (\text{RMW}^{\text{rel}}); \text{sync}$

**Figure 8.** Compilations of SC accesses to Power.

Unlike RC11, well-formed Power programs do not have undefined behavior. Thus, a function  $O : \text{Loc} \rightarrow \text{Val}$  is an *outcome of a Power program*  $P$  if it is an outcome of some Power-consistent full execution of  $P$  (see Def. 4).

As already mentioned, the two compilation schemes from C11 to Power that have been proposed in the literature [1] differ only in the mappings used for SC accesses (see Fig. 8). The first compilation scheme follows the *leading sync* convention, and places a  $\text{sync}$  fence *before* each SC access. The alternative scheme follows the *trailing sync* convention, and places a  $\text{sync}$  fence *after* each SC access. Importantly, the same scheme should be used for all SC accesses in the program, since mixing the schemes is unsound. The mappings for the non-SC accesses and fences are common to both schemes and are shown in Fig. 7. Note that our compilation of relaxed reads is stronger than the one proposed for C11 (see §2.4).

Our main theorem says that the compilation schemes are correct. For a program  $P$ , we denote by  $(\downarrow P)$  the Power-program obtained by compiling  $P$  using the scheme in Fig. 7 and either of the schemes in Fig. 8 for SC accesses.

**Theorem 1.** *Given a program  $P$ , every outcome of  $(\downarrow P)$  under Power is an outcome of  $P$  under RC11.*

*Proof (Outline).* The main idea is to consider the compilation as if it happens in three steps, and prove the soundness of each step:

1. **Leading sync:** Each  $R^{\text{sc}}/W^{\text{sc}}/\text{RMW}^{\text{sc}}$  in  $P$  is replaced by  $F^{\text{sc}}$  followed by  $R^{\text{acq}}/W^{\text{rel}}/\text{RMW}^{\text{acqrel}}$ .  
**Trailing sync:** Each  $R^{\text{sc}}/W^{\text{sc}}/\text{RMW}^{\text{sc}}$  in  $P$  is replaced by  $R^{\text{acq}}/W^{\text{rel}}/\text{RMW}^{\text{acqrel}}$  followed by  $F^{\text{sc}}$ .
2. The mappings in Fig. 7 are applied.
3. **Leading sync:** Pairs of the form  $\text{sync}; \text{lwsync}$  that originated from  $R^{\text{sc}}/W^{\text{sc}}/\text{RMW}^{\text{sc}}$  are reduced to  $\text{sync}$  (eliminating the redundant  $\text{lwsync}$ ).  
**Trailing sync:** Any  $\text{cmp}; \text{bc}; \text{isync}; \text{sync}$  sequences originated from  $R^{\text{sc}}/W^{\text{sc}}/\text{RMW}^{\text{sc}}$  are reduced to  $\text{sync}$  (eliminating the redundant  $\text{cmp}; \text{bc}; \text{isync}$ ).

X \ Y	$R_y^{o_2}$	$W_y^{o_2}$	$RMW_y^{o_2}$	$F^{o_2}$
$R_x^{o_1}$	$o_1 \sqsubseteq \text{rlx}$	$o_1, o_2 \sqsubseteq \text{rlx} \wedge (o_1 = \text{na} \vee o_2 = \text{na})$	$o_1 = \text{na} \wedge o_2 \sqsubseteq \text{acq}$	$o_1 \neq \text{rlx} \wedge o_2 = \text{acq}$
$W_x^{o_1}$	$o_1 \neq \text{sc} \vee o_2 \neq \text{sc}$	$o_2 \sqsubseteq \text{rlx}$	$o_2 \sqsubseteq \text{acq}$	$o_2 = \text{acq}$
$RMW_x^{o_1}$	$o_1 \sqsubseteq \text{rel}$	$o_1 \sqsubseteq \text{rel} \wedge o_2 = \text{na}$	–	$o_1 \sqsubseteq \text{acq} \wedge o_2 = \text{acq}$
$F^{o_1}$	$o_1 = \text{rel}$	$o_1 = \text{rel} \wedge o_2 \neq \text{rlx}$	$o_1 = \text{rel} \wedge o_2 \sqsubseteq \text{rel}$	$o_1 = \text{rel} \wedge o_2 = \text{acq}$

**Table 1.** Deorderable pairs of accesses/fences ( $x$  and  $y$  are distinct locations).

The resulting Power program is clearly identical to the one obtained by applying the mappings in Figures 7 and 8.

Soundness of the steps (that is, none of them introduces additional outcomes) follows from Lemmas E.2 and H.2 and Appendix F.3.  $\square$

The main difficulty (and novelty of our proof) lies in proving soundness of the second step, and more specifically in establishing the **NO-THIN-AIR** condition. Since Power, unlike RC11, does not generally forbid  $\text{sb} \cup \text{rf}$  cycles, we have to show that such cycles can be untangled to produce a racy RC11-consistent execution, witnessing the undefined behavior. Here, the idea is, similar to DRF-SC proofs, to detect a first **rf**-edge that closes an  $\text{sb} \cup \text{rf}$  cycle, and replace it by a different **rf**-edge that avoids the cycle. This is highly non-trivial because it is unclear how to define a “first” **rf**-edge when  $\text{sb} \cup \text{rf}$  is cyclic. To solve this problem, we came up with a different ordering of events, which does not include all **sb** edges, and Power ensures to be acyclic (a relation we call *Power-before* in Appendix G).

For completeness, we also show that the conditional branch after the relaxed read is only necessary if we care about enforcing the **NO-THIN-AIR** condition. That is, let  $\text{weakRC11}$  be the model obtained from RC11 by omitting the **NO-THIN-AIR** condition, and denote by  $\langle P \rangle_{\text{weak}}$  the Power-program obtained by compiling  $P$  as above, except that relaxed reads are compiled to plain loads (again, with either leading or trailing syncs for SC accesses). Then, this scheme is correct with respect to the  $\text{weakRC11}$  model.

**Theorem 2** (Compilation of  $\text{weakRC11}$  to Power). *Given a program  $P$ , every outcome of  $\langle P \rangle_{\text{weak}}$  under Power is an outcome of  $P$  under  $\text{weakRC11}$ .*

Finally, we note that it is also possible to use a lightweight fence ( $\text{lwsync}$ ) instead of a fake control dependency and an instruction fence ( $\text{isync}$ ) in the compilation of (all or some) acquire accesses. The correctness follows from Appendix F.3.

## 6. Compilation to ARMv7

The ARMv7 model [3] is very similar to the Power model just presented in §5. There are only two differences.

First, while ARMv7 has analogues for Power’s strong fence ( $\text{sync}$ ) and instruction fence ( $\text{isync}$ ), it lacks an analogue for Power’s lightweight fence ( $\text{lwsync}$ ). Thus, on ARMv7 we have  $F^{\text{lwsync}} = \emptyset$  and so  $\text{fence} = \text{sync}$ .

The second difference is that ARMv7 has a somewhat weaker *preserved program order*, **ppo**, than Power, which in particular does not always include  $[R_x]; \text{sb}; [W_x]$  (following the model in [3]). In our Power compilation proofs, however, we never rely on this property of Power’s **ppo** (see Appendix F).

The compilation schemes to ARMv7 are essentially the same as those to Power substituting the corresponding ARMv7 instructions for the Power ones:  $\text{dmb}$  instead of  $\text{sync}$  and  $\text{lwsync}$ , and  $\text{isb}$  instead of  $\text{isync}$ . (Since ARMv7 lacks an analogue for  $\text{lwsync}$ , the compilation to ARMv7 uses a strong fence ( $\text{dmb}$ ) instead.) The soundness of compilation to ARMv7 follows directly from Theorems 1 and 2.

We note that neither GCC (version 5.4) nor LLVM (version 3.9) map acquire reads into  $\text{ld}; \text{cmp}; \text{bc}; \text{isb}$ . Instead, they emit  $\text{ld}; \text{dmb}$  (that corresponds to Power’s  $\text{ld}; \text{sync}$ ). With this stronger compilation scheme, there is no correctness problem in compilation of C11 to ARMv7. Nevertheless, if one intends to use  $\text{isb}$ ’s, the same correctness issue arises (e.g., the one in Fig. 1), and RC11 overcomes this issue.

## 7. Correctness of Program Transformations

In this section, we list program transformations that are sound in RC11, and prove that this is the case. As in [27], to have a simple presentation, all of our arguments are performed at the *semantic* level, as if the transformations were applied to events in an execution. Thus, to prove soundness of a program transformation  $P_{\text{src}} \rightsquigarrow P_{\text{tgt}}$ , we are given an arbitrary RC11-consistent execution  $G_{\text{tgt}}$  of  $P_{\text{tgt}}$ , and construct a RC11-consistent execution  $G_{\text{src}}$  of  $P_{\text{src}}$ , such that either  $G_{\text{src}}$  and  $G_{\text{tgt}}$  have the same outcome or  $G_{\text{src}}$  is racy. In the former case, we show that  $G_{\text{tgt}}$  is racy only if  $G_{\text{src}}$  is. Consequently, one obtains that every outcome of  $P_{\text{tgt}}$  under RC11 is also an outcome of  $P_{\text{src}}$  under RC11.

The soundness proofs (sketched in Appendix I) are mostly similar to the proofs in [27], with the main difference concerning the new **sc**.

**Strengthening** Strengthening transforms the mode  $o$  of an event in the source into  $o'$  in the target where  $o \sqsubseteq o'$ . Soundness of this transformation is trivial, because RC11-consistency is monotone with respect to the mode ordering.

**Sequentialization** Sequentialization merges two program threads into one, by interleaving their events in  $\text{sb}$ . Essentially sequentialization just adds edges to the  $\text{sb}$  relation. Its

$R^o; R^o \rightsquigarrow R^o$	$W^o; W^o \rightsquigarrow W^o$
$W^{sc}; R^{sc} \rightsquigarrow W^{sc}$	$W^o; R^{acq} \rightsquigarrow W^o$
$RMW^o; R^{or} \rightsquigarrow RMW^o$	$RMW^o; RMW^o \rightsquigarrow RMW^o$
$W^{ow}; RMW^o \rightsquigarrow W^{ow}$	$F^o; F^o \rightsquigarrow F^o$

**Figure 9.** Mergeable pairs.  $o_r$  denotes the maximal mode in  $\{\text{na}, \text{rlx}, \text{acq}, \text{sc}\}$  satisfying  $o_r \sqsubseteq o$ ; and  $o_w$  denotes the maximal mode in  $\{\text{na}, \text{rlx}, \text{rel}, \text{sc}\}$  satisfying  $o_w \sqsubseteq o$ .

soundness trivially follows from the monotonicity of RC11-consistency with respect to  $\text{sb}$ .

**Deordering** Table 1 defines the *deorderable* pairs, for which we proved the soundness of the transformation  $X; Y \rightsquigarrow X \parallel Y$  in RC11. (Note that reordering is obtained by applying deordering and sequentialization.) Generally speaking, RC11 supports all reorderings that are intended to be sound in C11 [27], except for load-store reorderings of relaxed accesses, which are unsound in RC11 due to the conservative **NO-THIN-AIR** condition (if one omits this condition, these reorderings are sound). Importantly, load-store reorderings of *non-atomic* accesses are sound due to the “catch-fire” semantics. The soundness of these reorderings (in the presence of **NO-THIN-AIR**) was left open in [27], and requires a non-trivial argument of the same nature as the one used to show **NO-THIN-AIR** in the compilation correctness proof (see Appendices G and I).

**Merging** Merges are transformations of the form  $X; Y \rightsquigarrow Z$ , eliminating one memory access or fence. Fig. 9 defines the set of *mergeable* pairs. Note that using strengthening, the modes mentioned in Fig. 9 are upper bounds (e.g.,  $R^{acq}; R^{rlx}$  can be first strengthened to  $R^{acq}; R^{acq}$  and then merged). Generally speaking, RC11 supports all mergings that are intended to be mergeable in C11 [27].

**Remark 4.** The elimination of redundant read-after-write allows the write to be non-atomic. Nevertheless, an SC read cannot be eliminated in this case, unless it follows an SC write. Indeed, elimination of an SC read after a non-SC write is unsound in RC11. We note that while this elimination is allowed by a certain fix of of C11 described in [27], its effectiveness seems to be low, and, in fact, it is already unsound for the model in [4] (see Appendix A.3 for a counterexample). Note also that read-after-RMW elimination does not allow the read to be an acquire read unless the update includes an acquire read (unlike read-after-write). This is due to release sequences: eliminating an acquire read after a relaxed update may remove the synchronization due to a release sequence ending in this update.

**Register Promotion** Finally, “register promotion” is sound in RC11. This global program transformation replaces all the accesses to a memory location by those to a register, provided that the location is used by only one thread. At the execution level, all accesses to a particular location are removed from the execution, provided that they are all  $\text{sb}$ -related.

## 8. Programming Guarantees

In this section, we demonstrate that our semantics for SC atomics (i.e., the **sc** condition in Def. 1) is not overly weak. We do so by proving theorems stating that programmers who follow certain defensive programming patterns can be assured that their programs exhibit no weak behaviors. The first such theorem is DRF-SC, which says that if a program has no races on non-SC accesses under SC semantics, then its outcomes under RC11 coincide with those under SC.

In our proofs we use the standard declarative definition of SC: an execution is SC-consistent if it is complete, satisfies **ATOMICITY**, and  $\text{sb} \cup \text{rf} \cup \text{mo} \cup \text{rb}$  is acyclic [25].

**Theorem 3.** *If in all SC-consistent executions of a program  $P$ , every race  $\langle a, b \rangle$  has  $\text{mod}(a) = \text{mod}(b) = \text{sc}$ , then the outcomes of  $P$  under RC11 coincide with those under SC.*

Next, we show that adding a fence instruction between every two accesses to *shared* locations restores SC, or there remains a race in the program, in which case the program has undefined behavior. More formally, we say that a location is shared if it is accessed by more than one threads.

**Definition 6.** A location  $x$  is *shared* in an execution  $G$  if  $\langle a, b \rangle \notin \text{sb} \cup \text{sb}^{-1}$  for some distinct events  $a, b \in E_x$ .

**Theorem 4.** *Let  $G$  be an RC11-consistent execution. Suppose that for every two distinct shared locations  $x$  and  $y$ ,  $[E_x]; \text{sb}; [E_y] \subseteq \text{sb}; [F^{sc}]; \text{sb}$ . Then,  $G$  is SC-consistent.*

We remark that for the proofs of Theorems 3 and 4, we do not need the full **sc** condition: for Thm. 3 it suffices for  $[E^{sc}]; (\text{sb} \cup \text{rf} \cup \text{mo} \cup \text{rb}); [E^{sc}]$  to be acyclic; and for Thm. 4 it suffices for  $[F^{sc}]; \text{sb}; \text{eco}; \text{sb}; [F^{sc}]$  to be acyclic.

## 9. Related Work

Despite having been developed quite recently, a fair number of problems have been found in the C11 memory model. The model itself was designed by the C++ standard committee based on a paper by Boehm and Adve [9]. During the standardization process, Batty *et al.* [7] formalized the C11 memory model and proved soundness of its compilation to x86-TSO. They also proposed a number of key technical improvements to the model (such as some coherence axioms), which were incorporated into the standard.

Soon afterwards, Batty *et al.* [6] and Sarkar *et al.* [24] studied the compilation of C11 to Power, and incorrectly proved the correctness of two compilation schemes. In their proofs, from a consistent Power execution, they constructed a corresponding C11 execution, which they tried to prove consistent, but in doing so they forgot to check the overly strong condition S1. The examples shown in the introduction and in §2.1 are counterexamples to their theorems.

Quite early on, a number of papers [11, 28, 22, 10] noticed the disastrous effects of thin-air behaviors allowed by the C11 model, and proposed strengthening the definition of consistency by disallowing  $\text{sb} \cup \text{rf}$  cycles. [10] further

discussed how the compilation schemes of relaxed accesses to Power and ARM would be affected by the change, but did not formally prove the correctness of their proposed schemes.

Next, Vafeiadis *et al.* [27] noticed a number of other problems with the C11 memory model, which invalidated a number of source-to-source program transformations that were assumed to hold. They proposed local fixes to those problems, and showed that these fixes enabled proving correctness of a number of local transformations. We have incorporated their fixes in the RC11-consistency definition.

Then, in 2016, Batty *et al.* [4] proposed a more concise semantics for SC atomics, whose presentation we have followed in our proposed RC11 model. As their semantics is stronger than C11, it cannot be compiled efficiently to Power, contradicting the claim of that paper. Moreover, as already discussed, SC fences are still too weak according to their model: in particular, putting them between every two accesses in a program with only atomic accesses does not guarantee SC.

Finally, Manerkar *et al.* [20] recently discovered the problem with trailing-sync compilation to Power (in particular, they observed the **IRIW-acq-sc** counterexample), and identified the mistake in the existing proof. Independently, we discovered the same problem, *as well as* the problem with leading-sync compilation. Moreover, in this paper, we have proposed a fix for both problems, and proven that it works.

A number of works [28, 26, 16, 15] have previously studied only small fragments of the C11 model—typically the release/acquire fragment. Among these, Lahav *et al.* [15] previously proposed strengthening the semantics of SC fences in a different way by treating them as read-modify-writes to a distinguished location. That strengthening, however, was considered in the restricted setting of only release/acquire accesses, and does not directly scale to the full set of C11 access modes. In fact, for the fragment containing only SC fences and release/acquire accesses, RC11-consistency is equivalent to RA-consistency that treats SC fences as RMWs to a distinguished location [15].

## 10. Conclusion

In this paper, we have introduced the RC11 memory model, which corrects all the known problems of the C11 model. We have further proved (i) the correctness of compilation from RC11 to x86-TSO [23], Power and ARMv7 [3]; (ii) the soundness of various program transformations; (iii) a DRF-SC theorem; and (iv) a theorem showing that for programs without non-atomic accesses, weak behaviors can be always avoided by placing SC fences. It would be useful to mechanize the proofs of this paper in a theorem prover; we leave this for future work.

A certain degree of freedom exists in the design of the SC condition. A very weak version, which still maintains the two formal programming guarantees of this paper, would require acyclicity of  $([E^{sc}] \cup [F^{sc}]; sb); (sb \cup eco); ([E^{sc}] \cup sb; [F^{sc}])$ . In our choice of **psc** we aimed to provide: (i)

stronger guarantees, while still, needless to say, ensuring the correctness of compilation; and (ii) additional optimization opportunities which are sound for sequential consistency (eliminating overwritten SC writes and repeated SC reads).

Regarding the infamous out-of-thin-air problem, we employed in RC11 a conservative solution at the cost of including a fake control dependency after every relaxed read. While this was already considered as a valid solution before, we are the first to prove the correctness of this compilation scheme, as well as the soundness of reordering of independent non-atomic accesses under this model. Correctness of an alternative scheme that places a lightweight fence after every relaxed write is left for future work. It is interesting to check the practical performance costs of each scheme. On the one hand, relaxed writes (which are not followed by a fence) are perhaps rare in real programs, compared to relaxed reads. On the other hand, a control dependency is cheaper than a lightweight fence, and relaxed reads are often anyway followed by a control dependency.

Another important future direction would be to combine our SC constraint with the recent model of Kang *et al.* [14], which prevents out-of-thin-air values (and avoids undefined behaviors all together), while still allowing the compilation of relaxed reads and writes to plain loads and stores. This is, in particular, crucial for adopting a model like RC11 in a type-safe language, like Java, that cannot allow undefined behaviors. Integrating our SC condition in that model, however, is non-trivial because the Kang *et al.* [14] model is defined in a very different style from C11, and thus we will have to find an equivalent operational way to check our SC condition.

Finally, establishing the correctness of compilation of RC11 to ARMv8 [12] is another important future goal.

## Acknowledgments

This research was supported in part by an ERC Consolidator Grant for the project “RustBelt” (grant agreement no. 683289), and in part by Samsung Research Funding Center of Samsung Electronics under Project Number SRFC-IT1502-07. The third author has been supported by a Korea Foundation for Advanced Studies Scholarship.

## References

- [1] C/C++11 mappings to processors, available at <http://www.cl.cam.ac.uk/~pes20/cpp/cpp0xmappings.html>. [Online; accessed 27-September-2016].
- [2] Crossbeam: support for concurrent and parallel programming, available at <https://github.com/aturon/crossbeam>. [Online; accessed 24-October-2016].
- [3] J. Alglave, L. Maranget, and M. Tautschnig. Herding cats: Modelling, simulation, testing, and data mining for weak memory. *ACM Trans. Program. Lang. Syst.*, 36(2):7:1–7:74, July 2014.
- [4] M. Batty, A. F. Donaldson, and J. Wickerson. Overhauling SC atomics in C11 and OpenCL. In *POPL 2016*. ACM, 2016.

- [5] M. Batty, K. Memarian, K. Nienhuis, J. Pichon-Pharabod, and P. Sewell. The problem of programming language concurrency semantics. In *Proceedings of the 24th European Symposium on Programming*, ESOP 2015, pages 283–307, 2015.
- [6] M. Batty, K. Memarian, S. Owens, S. Sarkar, and P. Sewell. Clarifying and compiling C/C++ concurrency: From C++11 to POWER. In *POPL 2012*, pages 509–520, New York, NY, USA, 2012. ACM.
- [7] M. Batty, S. Owens, S. Sarkar, P. Sewell, and T. Weber. Mathematizing C++ concurrency. In *POPL 2011*, pages 55–66, New York, NY, USA, 2011. ACM.
- [8] H.-J. Boehm. Can seqlocks get along with programming language memory models? In *MSPC*, pages 12–20, 2012.
- [9] H.-J. Boehm and S. V. Adve. Foundations of the C++ concurrency memory model. In *PLDI*, pages 68–78, 2008.
- [10] H.-J. Boehm and B. Demsky. Outlawing ghosts: Avoiding out-of-thin-air results. In *Proceedings of the Workshop on Memory Systems Performance and Correctness*, MSPC '14, pages 7:1–7:6, New York, NY, USA, 2014. ACM.
- [11] M. Dodds, M. Batty, and A. Gotsman. C/C++ causal cycles confound compositionality. *TinyToCS*, 2, 2013.
- [12] S. Flur, K. E. Gray, C. Pulte, S. Sarkar, A. Sezgin, L. Maranget, W. Deacon, and P. Sewell. Modelling the ARMv8 architecture, operationally: Concurrency and ISA. In *POPL 2016*, pages 608–621, New York, NY, USA, 2016. ACM.
- [13] Intel. A formal specification of Intel Itanium processor family memory ordering, 2002. <http://download.intel.com/design/Itanium/Downloads/25142901.pdf>. [Online; accessed 14-November-2016].
- [14] J. Kang, C.-K. Hur, O. Lahav, V. Vafeiadis, and D. Dreyer. A promising semantics for relaxed-memory concurrency. In *POPL 2017*. ACM, 2017.
- [15] O. Lahav, N. Giannarakis, and V. Vafeiadis. Taming release-acquire consistency. In *POPL 2016*, pages 649–662, New York, NY, USA, 2016. ACM.
- [16] O. Lahav and V. Vafeiadis. Owicki-Gries reasoning for weak memory models. In *Automata, Languages, and Programming, ICALP'15*, volume 9135 of *LNCS*, pages 311–323. Springer, 2015.
- [17] O. Lahav and V. Vafeiadis. Explaining relaxed memory models with program transformations. In *FM 2016: Formal Methods - 21st International Symposium, Limassol, Cyprus, November 9-11, 2016, Proceedings*, pages 479–495, 2016.
- [18] L. Lamport. How to make a multiprocessor computer that correctly executes multiprocess programs. *IEEE Trans. Computers*, 28(9):690–691, 1979.
- [19] N. M. Lê, A. Pop, A. Cohen, and F. Zappa Nardelli. Correct and efficient work-stealing for weak memory models. In *Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming*, PPOPP '13, pages 69–80. ACM, 2013.
- [20] Y. A. Manerkar, C. Trippel, D. Lustig, M. Pellauer, and M. Martonosi. Counterexamples and proof loophole for the C/C++ to POWER and ARMv7 trailing-sync compiler mappings. *arXiv preprint arXiv:1611.01507*, 2016.
- [21] L. Maranget, S. Sarkar, and P. Sewell. A tutorial introduction to the ARM and POWER relaxed memory models. <http://www.cl.cam.ac.uk/~pes20/ppc-supplemental/test7.pdf>, 2012.
- [22] B. Norris and B. Demsky. CDSchecker: checking concurrent data structures written with C/C++ atomics. In *OOPSLA 2013*, pages 131–150. ACM, 2013.
- [23] S. Owens, S. Sarkar, and P. Sewell. A better x86 memory model: x86-TSO. In *Proceedings of the 22Nd International Conference on Theorem Proving in Higher Order Logics*, TPHOLS '09, pages 391–407, Berlin, Heidelberg, 2009. Springer-Verlag.
- [24] S. Sarkar, K. Memarian, S. Owens, M. Batty, P. Sewell, L. Maranget, J. Alglave, and D. Williams. Synchronising C/C++ and POWER. In *33rd ACM SIGPLAN Conference on Programming Language Design and Implementation*, PLDI '12, pages 311–322. ACM, 2012.
- [25] D. Shasha and M. Snir. Efficient and correct execution of parallel programs that share memory. *ACM Trans. Program. Lang. Syst.*, 10(2):282–312, Apr. 1988.
- [26] A. Turon, V. Vafeiadis, and D. Dreyer. GPS: Navigating weak memory with ghosts, protocols, and separation. In *2014 ACM International Conference on Object Oriented Programming Systems Languages and Applications*, OOPSLA '14, pages 691–707. ACM, 2014.
- [27] V. Vafeiadis, T. Balabonski, S. Chakraborty, R. Morisset, and F. Zappa Nardelli. Common compiler optimisations are invalid in the C11 memory model and what we can do about it. In *POPL 2015*, pages 209–220, New York, NY, USA, 2015. ACM.
- [28] V. Vafeiadis and C. Narayan. Relaxed separation logic: A program logic for C11 concurrency. In *OOPSLA 2013*, pages 867–884. ACM, 2013.
- [29] J. Wickerson, M. Batty, T. Sorensen, and G. A. Constantinides. Automatically comparing memory consistency models. In *POPL 2017*. ACM, 2017.


## A. Further Examples

### A.1 Failure of leading sync convention with SC fences

The following behavior is disallowed according to C11, but allowed by its compilation to Power.

$$\begin{array}{l} x :=_{rlx} 2 \\ \text{fence}_{sc} \\ b := y_{rlx} // 0 \end{array} \parallel \begin{array}{l} y :=_{sc} 1 \\ x :=_{rel} 1 \\ d := x_{rlx} // 2 \end{array} \parallel e := x_{sc} // 1 \text{ (Rsync+Rsc)}$$

Under C11, this behavior is forbidden. Consider the following execution (the initialization of  $x$  is omitted):




The **rf** and **mo** edges are forced because of coherence. Now, the C11 conditions on SC fences require, in particular, that  $[F^{sc}]; sb; rb; [E^{sc}] \subseteq S$  and  $[E^{sc}]; rb; sb; [F^{sc}] \subseteq S$ . Hence, we must have  $S(l, n)$  (essentially because if we had  $S(n, l)$ , then  $m$  would have been reading from an overwritten write), as well as  $S(q, l)$  (essentially because if we had  $S(l, q)$ , then  $m$  would have been reading from an **mo**-overwritten write before the fence). By transitivity, we thus have  $S(q, n)$  which contradicts condition **S1**, which requires  $S(n, q)$  because of the happens-before path via  $o$ .

The compilation to Power allows the behavior because again the sync fences do not provide sufficient synchronization: again all but one sync fences are useless, as they are placed at the beginning of a thread.

### A.2 Failure of write-after-write and read-after-read eliminations using $\text{psc}_3$


We present the executions showing the failure of write-after-write and read-after-read eliminations using  $\text{psc}_3$  (see §2.3).

First, the following execution is an execution of **WWmerge** yielding the result  $a = 2 \wedge b = c = 0$ . The initialization events are omitted.




This execution is inconsistent with the SC condition that requires acyclicity of  $\text{psc}_3$  (since we have  $\langle m, l \rangle, \langle l, o \rangle, \langle o, p \rangle, \langle p, m \rangle \in \text{psc}_3$ ). It is, however, consistent using our final  $\text{psc}$  relation ( $\langle m, l \rangle \notin \text{psc}$ ).

Now, the following execution is an execution of the same **WWmerge** program, but after applying the elimination of  $x :=_{sc} 1$ , again yielding the result  $a = 2 \wedge b = c = 0$ . This execution is consistent with the SC condition that requires acyclicity of  $\text{psc}_3$  (as well as with our final  $\text{psc}$  relation).




Second, the following execution is an execution of **RRmerge** yielding the result  $a = b = c = 1 \wedge d = 0$ .



This execution is inconsistent with the SC condition that requires acyclicity of  $\text{psc}_3$  (since we have  $\langle k, n \rangle, \langle n, p \rangle, \langle p, q \rangle, \langle q, k \rangle \in \text{psc}_3$ ). It is, however, consistent using our final  $\text{psc}$  relation ( $\langle k, n \rangle \notin \text{psc}$ ).

Now, the following execution is an execution of the same **RRmerge** program, but after replacing  $b := x_{sc}$  by  $b := a$ , again yielding the result  $a = b = c = 1 \wedge d = 0$ . This execution is consistent with the SC condition that requires acyclicity of  $\text{psc}_3$  (as well as with our final  $\text{psc}$  relation).



### A.3 Failure of SC-read-after-non-SC-write elimination

$$\begin{array}{l} y_{sc} := 2; \\ x :=_{rlx} 1; \\ a := x_{sc}; // 1 \\ b := x_{rlx}; // 2 \end{array} \parallel \begin{array}{l} x :=_{sc} 2; \\ y :=_{sc} 1; \\ c := y_{rlx}; // 2 \end{array} \rightsquigarrow \begin{array}{l} y :=_{sc} 2; \\ x :=_{rlx} 1; \\ a := 1; \\ b := x_{rlx}; // 2 \end{array} \parallel \begin{array}{l} x :=_{sc} 2; \\ y :=_{sc} 1; \\ c := y_{rlx}; // 2 \end{array}$$

The annotated behavior is allowed under RC11 for the target, but not for the source. The same applies to the model of Batty *et al.* [4].

## B. Programs to Executions: Receptiveness Assumption

To carry out the compilation correctness proof, we need to record syntactic dependencies between instructions, as in the Power model. (This is only needed if one is interested in the **NO-THIN-AIR** condition; compilation correctness for weakRC11 may completely ignore this extension.) Dependencies are classified into data, address and control dependencies. Accordingly, we extend the definition of an execution (see §3.1), with additional relations **data**, **addr** and **ctrl**. We use **deps** to denote the union of the three relations. We require **data**, **addr** and **ctrl** to satisfy the following:

1. **data**  $\subseteq R \times W$ .
2. **addr**  $\subseteq R \times (R \cup W)$ .
3. **ctrl**  $\subseteq R \times E$ .
4. **ctrl**; **sb**  $\subseteq$  **ctrl**.
5. **rmw**  $\subseteq$  **deps**.

The dependency relations are calculated from the program syntax, together with the generation of program's execution (like in Power), and the construction ensures that the above properties hold. Moreover, the construction of executions from programs provides us with the following *receptiveness* property:

**Definition B.1.** A function  $lab' : \text{Event} \rightarrow \text{Label}$  is called a *reevaluation* of  $lab : \text{Event} \rightarrow \text{Label}$  if for every event  $a$ , the label  $lab'(a)$  is identical to  $lab(a)$ , except possibly for read/written value.

**Notation B.1.** Given an execution  $G$  and a reevaluation  $lab$  of  $G.\text{lab}$ ,  $lab(G)$  denotes the execution  $G'$  given by:  $G'.\text{lab} = lab$ ,  $G'.\text{rf} = \emptyset$ , and  $G'.c = G.c$  for every  $c \in \{E, \text{sb}, \text{rmw}, \text{mo}, \text{data}, \text{addr}, \text{ctrl}\}$ .

**Assumption B.1** (receptiveness). Let  $G$  be an execution of a program  $P$ . Let  $a \in R$ , and suppose that  $a \notin \text{dom}(\text{deps}^*; (\text{ctrl} \cup \text{addr}))$ . For every  $v \in \text{Val}$ , there exists a reevaluation  $lab$  of  $G.\text{lab}$  such that:

- $lab(G)$  is an execution of  $P$ .
- $lab(G).\text{val}_r(a) = v$ .
- $lab(b) = G.\text{lab}(b)$  whenever  $\langle a, b \rangle \notin G.\text{deps}^+$ .

Note that a more basic receptiveness property follows from this assumption: if  $a \notin \text{dom}(\text{sb})$  then for every  $v \in \text{Val}$ , we have that  $lab(G)$  is an execution of  $P$ , for the reevaluation  $lab$  of  $G.\text{lab}$  that sets the read value of  $a$  to  $v$ , and otherwise is identical to  $G.\text{lab}$ .

In addition, we assume that the set of executions of a program is *prefix-closed*:

**Notation B.2.** Given an execution  $G$  and a set  $E \subseteq E$  that is downwards closed w.r.t. **sb** (i.e.,  $a \in E$  whenever  $\langle a, b \rangle \in \text{sb}$  for some  $b \in E$ ), and contains at least all the initialization events, the *restriction* of  $G$  to  $E$ , denoted  $G|_E$ , is the execution  $G'$  given by  $G'.E = E$ ,  $G'.\text{lab} = G.\text{lab}|_E$ , and  $G'.c = [E]; G.c; [E]$  for  $c \in \{\text{sb}, \text{rmw}, \text{rf}, \text{mo}, \text{data}, \text{addr}, \text{ctrl}\}$ .

**Assumption B.2** (prefix-closed executions). Let  $G$  be an execution of a program  $P$ , and let  $E$  be a subset of  $E$  that is downwards closed w.r.t. **sb**, and contains at least all the initialization events. Then,  $G|_E$  is an execution of  $P$ .

## C. Properties of RC11

In this section, we present some basic properties of the derived relations **eco**, **sw**, **hb** and of RC11-consistent executions. We omit some of the proofs that straightforwardly follow from our definitions. For the rest of this section, consider an arbitrary execution  $G$ .

**Proposition C.1.** **eco** is a strict partial order.

**Proposition C.2.** Suppose that  $[W]; \text{sb}|_{\text{loc}}; [W] \subseteq \text{mo}$  and  $\text{rmw} \subseteq \text{rb}$ . Then, the following hold:

1. **rs**  $\subseteq$  **eco**?
2.  $[W]; \text{sw}; [R] \subseteq$  **eco**.
3.  $[W]; \text{sw}; [F] \subseteq$  **eco**; **sb**.
4. **eco**; **hb**  $\subseteq$  **eco**  $\cup$  **eco**;  $(\text{sb} \setminus \text{rmw}); \text{hb}$ ?

*Proof.*

1. Let  $\langle a, b \rangle \in \text{rs}$ . Then, by definition,  $\langle a, b \rangle \in [W]; \text{sb}|_{\text{loc}}; [W]^{\text{rx}}; (\text{rf}; \text{rmw})^*$ . Since  $[W]; \text{sb}|_{\text{loc}}; [W] \subseteq \text{mo}$  and  $\text{rmw} \subseteq \text{rb}$ , we have  $\langle a, b \rangle \in \text{eco}^*$ . Since **eco** is transitive, we have  $\langle a, b \rangle \in \text{eco}$ ?



2. Let  $\langle a, b \rangle \in [W]; \text{sw}; [R]$ . Then, by definition, we have  $\langle a, b \rangle \in \text{rs}; \text{rf}$ . Using the previous item, we obtain that  $\langle a, b \rangle \in \text{eco}^?; \text{eco} \subseteq \text{eco}$ .
3. Let  $\langle a, b \rangle \in [W]; \text{sw}; [F]$ . Then, by definition, we have  $\langle a, b \rangle \in \text{rs}; \text{rf}; \text{sb}$ . Using the first item, we obtain that  $\langle a, b \rangle \in \text{eco}^?; \text{eco}; \text{sb} \subseteq \text{eco}; \text{sb}$ .
4. Let  $\langle a, c \rangle \in \text{eco}; \text{hb}$ , and let  $b \in E$  be an  $\text{eco}$ -maximal event satisfying  $\langle a, b \rangle \in \text{eco}$ , and  $\langle b, c \rangle \in \text{hb}^?$ . If  $b = c$  then  $\langle a, c \rangle \in \text{eco}$ , and we are done. Otherwise, the maximality of  $b$  ensures that  $\langle b, b' \rangle \in \text{sb} \setminus \text{sw}$  and  $\langle b', c \rangle \in \text{hb}^?$  for some  $b' \in E$ . Since  $\text{rmw} \subseteq \text{rb} \subseteq \text{eco}$ , it follows that  $\langle a, c \rangle \in \text{eco}; (\text{sb} \setminus \text{rmw}); \text{hb}^?$ .  $\square$

**Lemma C.1** (Read at end). *Let  $a \in R \setminus \text{dom}(\text{sb})$ . Suppose that  $G' = G|_{G.E \setminus \{a\}}$  is RC11-consistent. Then, there exists an event  $b \in G'.W$  such that the execution  $G''$  given by  $G''.c = G.c$  for every  $c \in \{E, \text{sb}, \text{rmw}, \text{data}, \text{addr}, \text{ctrl}, \text{mo}\}$ ,  $G''.\text{lab} = G'.\text{lab} \cup \{a \mapsto R^{\text{mod}(a)}(\text{loc}(a), \text{val}_w(b))\}$ , and  $G''.\text{rf} = G'.\text{rf} \cup \{\langle b, a \rangle\}$  is RC11-consistent.*

*Proof.* Take  $b$  to be the  $\text{mo}$ -maximal event in  $G.W_{\text{loc}(a)}$ . It is straightforward to show that  $G''$ , as defined in the statement, is RC11-consistent.  $\square$

**Proposition C.3.** *Let  $a \in W^{\text{rlx}} \setminus \text{dom}(\text{rf})$ . Let  $G' = G|_{G.E \setminus \{a\}}$ . Then,  $[G'.E]; G.\text{hb}; [G'.E] = G'.\text{hb}$ .*

**Proposition C.4.** *Let  $G'$  be any execution obtained from  $G$  by possibly changing the value read at some  $a \in R^{\text{na}}$ , and the source of the  $\text{rf}$ -edge entering the event  $a$ . Then,  $G'.\text{hb} = G.\text{hb}$ .*

**Proposition C.5.** *Let  $G'$  be an execution, such that  $G'.E = G.E \uplus \{a\}$  for some event  $a$ . Suppose that  $a \in G'.R^{\text{na}}$ ,  $G.\text{sb} \subseteq G'.\text{sb}$ ,  $G.\text{lab} \subseteq G'.\text{lab}$ ,  $G.\text{rmw} = G'.\text{rmw}$ , and  $G'.\text{rf} = G.\text{rf} \cup \{\langle b, a \rangle\}$  for some  $b \in G.E$ . Then,  $[G'.E]; G'.\text{hb}; [G'.E] = G.\text{hb}$ .*

## D. The $\text{RC}_{\text{na}}$ Model

In this section we present a variant of RC11, which has a smaller  $\text{psc}$  relation, and is useful in our correctness of compilation proofs. It is based on the following additional derived relations:

$$\begin{aligned}
\text{rb}^{\text{na}} &\triangleq [\text{R}^{\text{na}}]; \text{rb} \\
\text{rb}^{\neq \text{na}} &\triangleq \text{rb} \setminus \text{rb}^{\text{na}} \\
\text{eco}^{\neq \text{na}} &\triangleq \text{rf} \cup (\text{mo} \cup \text{rb}^{\neq \text{na}}); \text{rf}^? \\
\text{psc}^{\neq \text{na}} &\triangleq ([\text{E}^{\text{sc}}] \cup [\text{F}^{\text{sc}}]; \text{hb}); (\text{sb} \cup \text{eco}^{\neq \text{na}} \cup \text{sb}|_{\neq \text{loc}}; \text{hb}; \text{sb}|_{\neq \text{loc}}); ([\text{E}^{\text{sc}}] \cup \text{hb}; [\text{F}^{\text{sc}}])
\end{aligned}$$

**Proposition D.1.** *If  $\text{rb}^{\text{na}} \subseteq \text{hb}$  then  $\text{psc} = \text{psc}^{\neq \text{na}}$ .*

*Proof.* Immediately follows from our definitions.

(Note that  $\text{psc} \setminus \text{psc}^{\neq \text{na}} \subseteq [\text{F}^{\text{sc}}]; \text{hb}; (\text{rb}^{\neq \text{na}}; \text{rf}^?); ([\text{E}^{\text{sc}}] \cup \text{hb}; [\text{F}^{\text{sc}}])$ , and  $\text{hb}; \text{rf}^? \subseteq \text{hb}^?; (\text{sb} \cup \text{rf})$ .)  $\square$

We call an execution  $\text{RC}_{\text{na}}$ -consistent if it satisfies all conditions of [Def. 1](#), except possibly for  $\text{sc}$ , and  $\text{psc}^{\neq \text{na}}$  is acyclic.

**Lemma D.1.** *Let  $G$  be an  $\text{RC}_{\text{na}}$ -consistent execution of a program  $P$ . Then, either  $G$  is RC11-consistent, or  $P$  has undefined behavior under RC11.*

*Proof.* If  $\text{rb}^{\text{na}} \subseteq \text{hb}$ , then, by [Prop. D.1](#),  $\text{psc} = \text{psc}^{\neq \text{na}}$  and  $G$  is RC11-consistent. Suppose otherwise. We show that  $P$  has undefined behavior under RC11. Let  $a_1, \dots, a_n$  be an enumeration of  $E$  that respects  $\text{sb} \cup \text{rf}$  (that is,  $i < j$  whenever  $\langle a_i, a_j \rangle \in \text{sb} \cup \text{rf}$ ). For every  $1 \leq i \leq n$ , let  $E_i = E_0 \cup \{a_1, \dots, a_i\}$  and  $G_i = G|_{E_i}$ . Let  $k$  be the minimal index such that  $G_k.\text{rb}^{\text{na}} \not\subseteq G_k.\text{hb}$ . Then, by [Prop. D.1](#),  $G_{k-1}.\text{psc} = G_{k-1}.\text{psc}^{\neq \text{na}}$  is acyclic, and so  $G_{k-1}$  is RC11-consistent. Let  $\langle a_R, a_W \rangle \in G_k.\text{rb}^{\text{na}} \setminus G_k.\text{hb}$ . Then, we must have  $a_k \in \{a_R, a_W\}$ . Note also that  $\langle a_W, a_R \rangle \notin G_k.\text{hb}$  since  $G_k$  satisfies [COHERENCE](#).

Now, if  $G_k$  is RC11-consistent, then we are done (it is a racy execution of  $P$ ). Suppose otherwise. We show that  $a_k \neq a_W$ . Indeed, since  $G_k$  is  $\text{RC}_{\text{na}}$ -consistent but not RC11-consistent, and  $G_{k-1}$  is RC11-consistent, it must be the case that  $\text{mod}(a_k) = \text{sc}$ , and there exist  $b, f \in E_{k-1}$  such that:

- $\langle a_k, b \rangle \in G_k.\text{mo}; G_{k-1}.\text{rf}^?; (G_{k-1}.\text{hb}; [F])^?; [G_{k-1}.\text{E}^{\text{sc}}]$

- $\langle b, f \rangle \in G_{k-1}.\text{psc}^*; [\mathbb{F}^{\text{sc}}]$
- $\langle f, a_k \rangle \in G_{k-1}.\text{hb}; G_k.\text{rb}^{\text{na}}$

Now, since we have  $[E_{k-1}]; G_k.\text{rb}; G_k.\text{mo}; [E_{k-1}] \subseteq G_{k-1}.\text{rb}$ , it follows that  $\langle f, b \rangle \in G_{k-1}.\text{psc}$ . This, however, contradicts the fact that  $G_{k-1}$  is RC11-consistent.

Therefore, we have  $a_k = a_r$ . Let  $x = G.\text{loc}(a_k)$ . By Lemma C.1, there exists an event  $b \in G_{k-1}.\mathbb{W}_x$  such that the execution  $G'$  given by  $G'.c = G_k.c$  for every  $c \in \{\text{E}, \text{sb}, \text{rmw}, \text{data}, \text{addr}, \text{ctrl}, \text{mo}\}$ ,  $G'.\text{lab} = G_{k-1}.\text{lab} \cup \{a_k \mapsto \mathbb{R}^{\text{na}}(x, \text{val}_w(b))\}$ , and  $G'.\text{rf} = G_{k-1}.\text{rf} \cup \{\langle b, a_k \rangle\}$  is RC11-consistent. By Assumption B.1,  $G'$  is an execution of  $P$ . In addition, we have  $\langle a_w, a_k \rangle \notin G'.\text{hb}$  (since  $\langle a_w, a_k \rangle \notin G_k.\text{hb}$  and  $G'.\text{hb} = G_k.\text{hb}$  by Prop. C.4), and so  $G'$  is racy. Hence,  $P$  has undefined behavior under RC11.  $\square$

Next, we prove some lemmas that allow us (under some restrictions) to add a memory access inside a given execution. In what follows, we take  $G$  to be an arbitrary execution.

**Proposition D.2.** *If  $a \notin \text{dom}(\text{sb}^?; [\mathbb{E}^{\exists \text{rel}}])$ , then for every  $b \in \text{E}$ , we have  $\langle a, b \rangle \in \text{hb}$  iff  $\langle a, b \rangle \in \text{sb}$ .*

*Proof.* The assumption that  $a \notin \text{dom}(\text{sb}^?; [\mathbb{E}^{\exists \text{rel}}])$  ensures that  $a \notin \text{dom}(\text{sb}^?; \text{sw})$ , and so we have  $\langle a, b \rangle \in \text{hb}$  iff  $\langle a, b \rangle \in \text{sb}$ .  $\square$

**Lemma D.2** (Add write). *Let  $a \in \mathbb{W} \setminus (\text{dom}(\text{sb}^?; [\mathbb{E}^{\exists \text{rel}}]) \cup \text{At})$ . Suppose that  $G' = G|_{G.\text{E} \setminus \{a\}}$  is  $\text{RC}_{\text{na}}$ -consistent. Let  $x = \text{loc}(a)$ , and suppose that  $\langle a, b \rangle \in \text{sb}; [\mathbb{R}_x]$  implies  $\langle a, b \rangle \in \text{sb}; [\mathbb{W}_x]; \text{sb}$ . Then, there exists a relation  $T \subseteq G.\mathbb{W}_x \times G.\mathbb{W}_x$  such that the execution  $G''$  given by  $G''.c = G.c$  for every  $c \in \{\text{E}, \text{lab}, \text{sb}, \text{rmw}, \text{data}, \text{addr}, \text{ctrl}\}$ ,  $G''.\text{rf} = G'.\text{rf}$ , and  $G''.\text{mo} = G'.\text{mo} \cup T$  is  $\text{RC}_{\text{na}}$ -consistent.*

*Proof.* Let  $C = \{c \in G'.\mathbb{W}_x \mid \langle a, c \rangle \in G.\text{sb}; G'.\text{mo}^?\}$ , and take  $T = (\{a\} \times C) \cup ((G'.\mathbb{W}_x \setminus C) \times \{a\})$ . It is straightforward to show that  $G''$ , as defined in the statement, is  $\text{RC}_{\text{na}}$ -consistent. In particular, we have  $G''.\text{psc}^{\neq \text{na}} = G'.\text{psc}^{\neq \text{na}}$ .  $\square$

**Lemma D.3** (Add rmw write). *Suppose that  $\text{rmw}^{-1}; \text{rf}^{-1}; \text{rf}; \text{rmw} \subseteq [G.\text{E}]$ . Let  $a \in (\mathbb{W} \cap \text{At}) \setminus \text{dom}(\text{sb}^?; [\mathbb{E}^{\exists \text{rel}}])$ . Suppose that  $G' = G|_{G.\text{E} \setminus \{a\}}$  is  $\text{RC}_{\text{na}}$ -consistent. Let  $x = \text{loc}(a)$ , and suppose that  $\langle a, b \rangle \in \text{sb}; [\mathbb{R}_x]$  implies  $\langle a, b \rangle \in \text{sb}; [\mathbb{W}_x]; \text{sb}$ . Then, there exists a relation  $T \subseteq G.\mathbb{W}_x \times G.\mathbb{W}_x$  such that the execution  $G''$  given by  $G''.c = G.c$  for every  $c \in \{\text{E}, \text{lab}, \text{sb}, \text{rmw}, \text{data}, \text{addr}, \text{ctrl}\}$ ,  $G''.\text{rf} = G'.\text{rf}$ , and  $G''.\text{mo} = G'.\text{mo} \cup T$  is  $\text{RC}_{\text{na}}$ -consistent.*

*Proof.* Let  $b, d \in G'.\text{E}$  such that  $\langle b, a \rangle \in G.\text{rmw}$  and  $\langle d, b \rangle \in G'.\text{rf}$ . Let  $C = \{c \in G'.\mathbb{W}_x \mid \langle d, c \rangle \in G'.\text{mo}\}$ , and take  $T = (\{a\} \times C) \cup ((G'.\mathbb{W}_x \setminus C) \times \{a\})$ . It is straightforward to show that  $G''$ , as defined in the statement, is  $\text{RC}_{\text{na}}$ -consistent.  $\square$

**Lemma D.4** (Add non-atomic read). *Let  $a \in \mathbb{R}^{\text{na}} \setminus \text{dom}(\text{sb}; [\mathbb{E}^{\exists \text{rel}}])$ . Suppose that  $G' = G|_{G.\text{E} \setminus \{a\}}$  is  $\text{RC}_{\text{na}}$ -consistent. Then, there exists an event  $b \in G'.\mathbb{W}$  such that the execution  $G''$  given by  $G''.\text{E} = G.\text{E}$ ,  $G''.\text{lab} = G'.\text{lab} \cup \{a \mapsto \mathbb{R}^{\text{na}}(\text{loc}(a), \text{val}_w(b))\}$ ,  $G''.c = G.c$  for every  $c \in \{\text{sb}, \text{rmw}, \text{data}, \text{addr}, \text{ctrl}\}$ ,  $G''.\text{rf} = G'.\text{rf} \cup \{\langle b, a \rangle\}$ , and  $G''.\text{mo} = G.\text{mo}$  is  $\text{RC}_{\text{na}}$ -consistent.*

*Proof.* Let  $x = \text{loc}(a)$ . Let  $B = \{b \in G.\mathbb{W}_x \mid \langle b, a \rangle \in G.\text{rf}^?; G.\text{hb}\}$ , and take  $b$  be the  $\text{mo}$ -maximal event in  $B$ . It is straightforward to show that  $G''$ , as defined in the statement, is  $\text{RC}_{\text{na}}$ -consistent.  $\square$

## E. Proof of Global Transformation of SC accesses

In this section we prove the soundness of a global program transformation that either adds an SC fence before every SC access, or adds an SC fence after every SC access, and then replaces all SC accesses by release/acquire ones. This will allow us later to prove the correctness of compilation only for programs that do not contain any SC accesses.

We use the following additional notations:

$$\text{psc}_F \triangleq [\mathbb{F}]; \text{psc}; [\mathbb{F}] \qquad \text{sb}' \triangleq \text{sb} \setminus \text{rmw}$$

**Lemma E.1.** *Let  $G$  be an execution satisfying all conditions of Def. 1, except possibly for SC. Suppose that  $[\text{RW}^{\text{sc}}]; (\text{sb}' \cup \text{sb}', \text{hb}; \text{sb}'); [\text{RW}^{\text{sc}}] \subseteq \text{hb}; [\text{F}^{\text{sc}}]; \text{hb}$ . Let  $T = \text{sb} \cup \text{sb}|_{\neq 1\text{oc}}; \text{hb}; \text{sb}|_{\neq 1\text{oc}} \cup \text{eco}$ . Then:*

1.  $[\text{F}^{\text{sc}}]; \text{hb}; \text{eco}^?; ([\text{RW}^{\text{sc}}]; T; [\text{RW}^{\text{sc}}])^*; \text{eco}^?; \text{hb}; [\text{F}^{\text{sc}}] \subseteq \text{psc}_F^+$ .
2. If  $\text{psc}_F$  is acyclic, then so is  $\text{psc}$ .

*Proof.*

1. We show by induction on  $n$ , that  $[\text{F}^{\text{sc}}]; \text{hb}; \text{eco}^?; ([\text{RW}^{\text{sc}}]; T; [\text{RW}^{\text{sc}}])^n; \text{eco}^?; \text{hb}; [\text{F}^{\text{sc}}] \subseteq \text{psc}_F^+$  for every  $n \geq 0$ . For  $n = 0$ , the claim holds since  $\text{eco}^?; \text{eco}^? \subseteq \text{eco}^?$ , and  $[\text{F}^{\text{sc}}]; \text{hb}; \text{eco}^?; \text{hb}; [\text{F}^{\text{sc}}] \subseteq \text{psc}_F^+$ . Suppose now that  $[\text{F}^{\text{sc}}]; \text{hb}; \text{eco}^?; ([\text{RW}^{\text{sc}}]; T; [\text{RW}^{\text{sc}}])^{n-1}; \text{eco}^?; \text{hb}; [\text{F}^{\text{sc}}] \subseteq \text{psc}_F^+$ , and let  $R = [\text{F}^{\text{sc}}]; \text{hb}; \text{eco}^?; ([\text{RW}^{\text{sc}}]; T; [\text{RW}^{\text{sc}}])^n; \text{eco}^?; \text{hb}; [\text{F}^{\text{sc}}]$ . Expanding the definition of  $T$  (keeping in mind that  $\text{rmw} \subseteq \text{eco}$ ) we have  $R \subseteq R_1 \cup R_2$ , where:

$$R_1 = [\text{F}^{\text{sc}}]; \text{hb}; \text{eco}^?; ([\text{RW}^{\text{sc}}]; T; [\text{RW}^{\text{sc}}])^{n-1}; [\text{RW}^{\text{sc}}]; (\text{sb}' \cup \text{sb}|_{\neq 1\text{oc}}; \text{hb}; \text{sb}|_{\neq 1\text{oc}}); [\text{RW}^{\text{sc}}]; \text{eco}^?; \text{hb}; [\text{F}^{\text{sc}}],$$

$$R_2 = [\text{F}^{\text{sc}}]; \text{hb}; \text{eco}^?; ([\text{RW}^{\text{sc}}]; T; [\text{RW}^{\text{sc}}])^{n-1}; \text{eco}; \text{eco}^?; \text{hb}; [\text{F}^{\text{sc}}].$$

Since  $\text{eco}; \text{eco}^? \subseteq \text{eco}$ , by the induction hypothesis, we have  $R_2 \subseteq \text{psc}_F^+$ . In addition, since  $\text{sb}|_{\neq 1\text{oc}}; \text{hb}; \text{sb}|_{\neq 1\text{oc}} \subseteq \text{sb}'; \text{hb}; \text{sb}'$ , our assumption entails that  $R_1$  is contained in

$$R'_1 = [\text{F}^{\text{sc}}]; \text{hb}; \text{eco}^?; ([\text{RW}^{\text{sc}}]; T; [\text{RW}^{\text{sc}}])^{n-1}; \text{hb}; [\text{F}^{\text{sc}}]; \text{hb}; \text{eco}^?; \text{hb}; [\text{F}^{\text{sc}}],$$

which, in turn, using the induction hypothesis is contained in  $\text{psc}_F^+$ .

2. Contrapositively, suppose that  $\text{psc}$  is cyclic. Then, by definition, the union of the following relations is cyclic:

- $A_1 = [\text{RW}^{\text{sc}}]; T; [\text{RW}^{\text{sc}}]$
- $A_2 = [\text{F}^{\text{sc}}]; \text{hb}^?; (\text{sb} \cup \text{eco}); \text{hb}^?; [\text{F}^{\text{sc}}]$
- $A_3 = [\text{RW}^{\text{sc}}]; (\text{sb} \cup \text{eco}); \text{hb}^?; [\text{F}^{\text{sc}}]$
- $A_4 = [\text{F}^{\text{sc}}]; \text{hb}^?; (\text{sb} \cup \text{eco}); [\text{RW}^{\text{sc}}]$

Consider first the case that  $A_1$  is cyclic. Then, since  $\text{rmw} \subseteq \text{eco}$ , the relation  $[\text{RW}^{\text{sc}}]; (\text{sb}' \cup \text{sb}|_{\neq 1\text{oc}}; \text{hb}; \text{sb}|_{\neq 1\text{oc}}); [\text{RW}^{\text{sc}}] \cup \text{eco}$  is cyclic. Our assumption on  $G$  entails that  $\text{hb}; [\text{F}^{\text{sc}}]; \text{hb} \cup \text{eco}$  is cyclic. Since both  $\text{hb}; [\text{F}^{\text{sc}}]; \text{hb}$  and  $\text{eco}$  are transitive and irreflexive, we obtain that  $\text{hb}; [\text{F}^{\text{sc}}]; \text{hb}; \text{eco}$  is cyclic, which in turn implies that  $[\text{F}^{\text{sc}}]; \text{hb}; \text{eco}; \text{hb}; [\text{F}^{\text{sc}}] \subseteq \text{psc}_F$  is cyclic.

Now, consider the case that  $A_1$  is acyclic. Then, the union of the following two relations must be cyclic:

- $B_1 = [\text{F}^{\text{sc}}]; \text{hb}^?; (\text{sb} \cup \text{eco}); ([\text{RW}^{\text{sc}}]; T; [\text{RW}^{\text{sc}}])^*; (\text{sb} \cup \text{eco}); \text{hb}^?; [\text{F}^{\text{sc}}]$
- $B_2 = [\text{F}^{\text{sc}}]; \text{hb}^?; (\text{sb} \cup \text{eco}); \text{hb}^?; [\text{F}^{\text{sc}}]$

Note that  $B_2 \subseteq \text{psc}_F$ . In addition, we have  $[\text{F}^{\text{sc}}]; \text{hb}^?; (\text{sb} \cup \text{eco}) \subseteq [\text{F}^{\text{sc}}]; \text{hb}; \text{eco}^?$  and  $(\text{sb} \cup \text{eco}); \text{hb}^?; [\text{F}^{\text{sc}}] \subseteq \text{eco}^?; \text{hb}; [\text{F}^{\text{sc}}]$ . By item 1, it follows that  $B_1 \subseteq \text{psc}_F^+$  as well, and so  $\text{psc}_F$  is cyclic.  $\square$

**Remark E.1.** The proof of Lemma E.1 can be easily adapted for the following alternative  $\text{psc}$  relations:

$$\begin{aligned} \text{psc}_0 &\triangleq ([\text{E}^{\text{sc}}] \cup [\text{F}^{\text{sc}}]; \text{sb}); (\text{sb} \cup \text{eco}); ([\text{E}^{\text{sc}}] \cup \text{sb}; [\text{F}^{\text{sc}}]) \\ \text{psc}_2 &\triangleq ([\text{E}^{\text{sc}}] \cup [\text{F}^{\text{sc}}]; \text{sb}); (\text{sb} \cup \text{sb}'; \text{hb}; \text{sb}' \cup \text{eco}); ([\text{E}^{\text{sc}}] \cup \text{sb}; [\text{F}^{\text{sc}}]) \\ \text{psc}_3 &\triangleq ([\text{E}^{\text{sc}}] \cup [\text{F}^{\text{sc}}]; \text{hb}); (\text{sb} \cup \text{sb}'; \text{hb}; \text{sb}' \cup \text{eco}); ([\text{E}^{\text{sc}}] \cup \text{hb}; [\text{F}^{\text{sc}}]) \end{aligned}$$

This ensures the correctness of the transformation for all alternative fixes presented in §2.

**Lemma E.2.** *Let  $G$  be an RC11-consistent execution without any SC accesses. Let  $A \subseteq \text{R}^{\neg \text{acq}} \cup \text{W}^{\neg \text{rel}}$ , such that  $[A]; (\text{sb}' \cup \text{sb}', \text{hb}; \text{sb}'); [A] \subseteq \text{hb}; [\text{F}^{\text{sc}}]; \text{hb}$ , and  $[A]; \text{rmw} = \text{rmw}; [A]$ . Then, the execution  $G'$  obtained from  $G$  by changing all modes of events in  $A$  to  $\text{sc}$  is RC11-consistent.*

*Proof.* The only constraint that is affected by such modification is SC. Now, in  $G'$  we have  $[G'.\text{RW}^{\text{sc}}]; (G'.\text{sb}' \cup G'.\text{sb}'; G'.\text{hb}; G'.\text{sb}'); [G'.\text{RW}^{\text{sc}}] \subseteq G'.\text{hb}; [G'.\text{F}^{\text{sc}}]; G'.\text{hb}$ , and by Lemma E.1 it suffices to show that  $G'.\text{psc}_F$  is acyclic. This follows from the fact that  $G$  satisfies SC, since  $G'.\text{psc}_F = G.\text{psc}_F$ .  $\square$

## F. Properties of the Power and ARMv7 Models

In this appendix we provide the full definition of preserved program order (**ppo**) used by Power and ARMv7, and prove various properties of these models that are needed in our compilation correctness proof.

### F.1 Preserved Program Order

**ppo** is defined based on the four dependencies — **data**, **addr**, **ctrl**, **ctrl<sub>isync</sub>** — that satisfy the following properties:

1. **data**  $\subseteq \mathbb{R} \times \mathbb{W}$ .
2. **addr**  $\subseteq \mathbb{R} \times (\mathbb{R} \cup \mathbb{W})$ .
3. **ctrl<sub>isync</sub>**  $\subseteq \mathbf{ctrl} \subseteq \mathbb{R} \times \mathbb{E}$ .
4. **ctrl**; **sb**  $\subseteq \mathbf{ctrl}$ .
5. **ctrl<sub>isync</sub>**; **sb**  $\subseteq \mathbf{ctrl}_{isync}$ .
6. **rmw**  $\subseteq \mathbf{data} \cup \mathbf{addr} \cup \mathbf{ctrl}$
7. **rmw**; **sb**  $\subseteq \mathbf{ctrl}$

1 – 5 hold by definition (see [3]). 6 – 7 hold due to the compilation scheme: it always places a dependency from the load to the store that form an RMW pair, and a branch after each (conditional) store in such pairs.

The relation **deps** includes all types of dependencies:

$$\mathbf{deps} \triangleq \mathbf{data} \cup \mathbf{addr} \cup \mathbf{ctrl}$$

Herd's definition of **ppo** is as follows:

$$\begin{aligned} \mathbf{rdw} &\triangleq (\mathbf{rbe}; \mathbf{rfe}) \cap \mathbf{sb} & \mathbf{detour} &\triangleq (\mathbf{moe}; \mathbf{rfe}) \cap \mathbf{sb} \\ \mathbf{ii}_0 &\triangleq \mathbf{addr} \cup \mathbf{data} \cup \mathbf{rdw} \cup \mathbf{rfi} & \mathbf{ic}_0 &\triangleq \emptyset \\ \mathbf{ci}_0 &\triangleq \mathbf{ctrl}_{isync} \cup \mathbf{detour} & \mathbf{cc}_0^{\text{Power}} &\triangleq \mathbf{data} \cup \mathbf{ctrl} \cup \mathbf{addr}; \mathbf{sb}^? \cup \mathbf{sb}|_{\text{loc}} \\ & & \mathbf{cc}_0^{\text{ARMv7}} &\triangleq \mathbf{data} \cup \mathbf{ctrl} \cup \mathbf{addr}; \mathbf{sb}^? \\ \mathbf{ppo} &\triangleq [\mathbb{R}]; \mathbf{ii}; [\mathbb{R}] \cup [\mathbb{R}]; \mathbf{ic}; [\mathbb{W}] \end{aligned}$$

where, **ii**, **ic**, **ci**, **cc** are inductively defined as follows:

$$\begin{array}{cccccc} \frac{\mathbf{ii}_0}{\mathbf{ii}} & \frac{\mathbf{ci}}{\mathbf{ii}} & \frac{\mathbf{ic}; \mathbf{ci}}{\mathbf{ii}} & \frac{\mathbf{ii}; \mathbf{ii}}{\mathbf{ii}} & & \\ \frac{\mathbf{ic}_0}{\mathbf{ic}} & \frac{\mathbf{ii}}{\mathbf{ic}} & \frac{\mathbf{cc}}{\mathbf{ic}} & \frac{\mathbf{ic}; \mathbf{cc}}{\mathbf{ic}} & \frac{\mathbf{ii}; \mathbf{ic}}{\mathbf{ic}} & \\ \frac{\mathbf{ci}_0}{\mathbf{ci}} & \frac{\mathbf{ci}; \mathbf{ii}}{\mathbf{ci}} & \frac{\mathbf{cc}; \mathbf{ci}}{\mathbf{ci}} & & & \\ \frac{\mathbf{cc}_0}{\mathbf{cc}} & \frac{\mathbf{ci}}{\mathbf{cc}} & \frac{\mathbf{ci}; \mathbf{ic}}{\mathbf{cc}} & \frac{\mathbf{cc}; \mathbf{cc}}{\mathbf{cc}} & & \end{array}$$

Note that  $\mathbf{ci} \subseteq \mathbf{ii} \subseteq \mathbf{ic}$ , as well as  $\mathbf{ci} \subseteq \mathbf{cc} \subseteq \mathbf{ic}$ .

Alternatively the relations **ii**, **ic**, **ci**, **cc** can be defined as follows:

$$\mathbf{xy} \triangleq \bigcup_{n \geq 1} \mathbf{x}^1 \mathbf{y}^1_0; \mathbf{x}^2 \mathbf{y}^2_0; \dots; \mathbf{x}^n \mathbf{y}^n_0$$

where:

- $\mathbf{x}, \mathbf{y}, \mathbf{x}^1, \dots, \mathbf{x}^n, \mathbf{y}^1, \dots, \mathbf{y}^n \in \{\mathbf{i}, \mathbf{c}\}$ .
- If  $\mathbf{x} = \mathbf{c}$  then  $\mathbf{x}^1 = \mathbf{c}$ .
- For every  $1 \leq i \leq n - 1$ , if  $\mathbf{y}^i = \mathbf{c}$  then  $\mathbf{x}^{i+1} = \mathbf{c}$ .
- If  $\mathbf{y} = \mathbf{i}$  then  $\mathbf{y}^n = \mathbf{i}$ .

Note that the only difference between Power and ARMv7 is in the definition of  $cc_0$ . Henceforth, we only assume ARMv7's definition, which is weaker, so our proofs apply for both Power and ARMv7.

Next, we prove some useful properties of **ppo**. In all propositions below we assume some Power-consistent execution.

**Proposition F.1.** **ppo** is transitive.

*Proof.* Immediately follows from the definition.  $\square$

**Proposition F.2.**  $[W]; \text{psbloc} \subseteq \text{ii}$ .

*Proof.* Let  $\langle a, b \rangle \in [W]; \text{psbloc}$  and let  $x = \text{loc}(a)$ . Then, by definition,  $a \in W_x, b \in R_x, \langle a, b \rangle \in \text{sb}$ , and there is no  $c \in W_x$  such that  $\langle a, c \rangle, \langle c, b \rangle \in \text{sb}$ . Since  $G$  is complete, there exists some  $d \in W_x$  such that  $\langle d, b \rangle \in \text{rf}$ . If  $d = a$ , then we are done since  $\text{rfi} \subseteq \text{ii}$ . Otherwise, since  $G$  satisfies **SC-PER-LOC**, we have  $\langle a, d \rangle \in \text{mo}, \langle d, a \rangle \notin \text{sb}$ , and  $\langle b, d \rangle \notin \text{sb}$ . It follows that  $\langle a, d \rangle \in \text{moe}$  and  $\langle d, b \rangle \in \text{rfe}$ . Thus, we have  $\langle a, b \rangle \in \text{detour} \subseteq \text{ii}$ .  $\square$

**Proposition F.3.**  $(\text{deps} \cup \text{addr}; \text{sb}); [W]; \text{psbloc}; \text{ppo}; [W] \subseteq \text{ppo}$ .

*Proof.* Let  $a, b, c, d \in E$  such that  $\langle a, b \rangle \in (\text{deps} \cup \text{addr}; \text{sb}); [W], \langle b, c \rangle \in \text{psbloc}$ , and  $\langle c, d \rangle \in \text{ppo}; [W]$ . If  $\langle a, b \rangle \in \text{ctrl}$ , then by definition, we have  $\langle a, d \rangle \in \text{ctrl}$ , and so  $\langle a, d \rangle \in \text{ppo}$ . If  $\langle a, b \rangle \in \text{addr}; \text{sb}$ , then by definition, we have  $\langle a, d \rangle \in \text{cc}$ , and so  $\langle a, d \rangle \in \text{ppo}$ . Otherwise,  $\langle a, b \rangle \in \text{addr} \cup \text{data} \subseteq \text{ii}$ . By **Prop. F.2**, we also have  $\langle b, c \rangle \in \text{ii}$ . Hence,  $\langle a, c \rangle \in \text{ii}$ , and so  $\langle a, c \rangle \in \text{ppo}$ . It follows that  $\langle a, d \rangle \in \text{ppo}$ .  $\square$

**Proposition F.4.**  $(\text{deps} \cup \text{addr}; \text{sb}); [R]; \text{sb}; [W] \subseteq \text{ppo}$ .

*Proof.* Let  $a, b, c \in E$  such that  $\langle a, b \rangle \in (\text{deps} \cup \text{addr}; \text{sb}); [R]$  and  $\langle b, c \rangle \in \text{sb}; [W]$ . If  $\langle a, b \rangle \in \text{ctrl}$ , then by definition, we have  $\langle a, c \rangle \in \text{ctrl}$ , and so  $\langle a, c \rangle \in \text{ppo}$ . Otherwise,  $\langle a, b \rangle \in \text{addr}; \text{sb}^?$ . In this case, we have  $\langle a, c \rangle \in \text{addr}; \text{sb}$ , and so  $\langle a, c \rangle \in \text{ppo}$ .  $\square$

**Proposition F.5.** Let  $R = \text{deps} \cup \text{addr}; \text{sb} \cup \text{psbloc}$ . Then,  $(\text{deps} \cup \text{addr}; \text{sb}); R^*; [W] \subseteq \text{ppo}$ .

*Proof.* We prove by induction that for every  $n \geq 0$ ,  $(\text{deps} \cup \text{addr}; \text{sb}); R^n; [W] \subseteq \text{ppo}$ . For  $n = 0$ , we have  $(\text{deps} \cup \text{addr}; \text{sb}); [W] \subseteq \text{ppo}$  by definition. Let  $n \geq 1$  and suppose that  $(\text{deps} \cup \text{addr}; \text{sb}); R^k; [W] \subseteq \text{ppo}$  for every  $k < n$ . Let  $\langle a, b \rangle \in (\text{deps} \cup \text{addr}; \text{sb}); R^n; [W]$ . Let  $c \in E$  such that  $\langle a, c \rangle \in (\text{deps} \cup \text{addr}; \text{sb})$ , and  $\langle c, b \rangle \in R^n$ . If  $c \in R$ , then we are done using **Prop. F.4**. Otherwise,  $c \in W$ , and  $\langle c, b \rangle \in \text{psbloc}; R^{n-1}$ . Let  $d$  be the  $\text{sb}$ -maximal event satisfying  $\langle c, d \rangle \in \text{psbloc}$  and  $\langle d, b \rangle \in R^k$  for some  $k \leq n - 1$ . The maximality of  $d$  ensures that  $\langle d, b \rangle \in (\text{deps} \cup \text{addr}; \text{sb}); R^{k-1}$ . By the induction hypothesis, we have  $\langle d, b \rangle \in \text{ppo}$ . Hence, we have  $\langle a, b \rangle \in (\text{deps} \cup \text{addr}; \text{sb}); [W]; \text{psbloc}; \text{ppo}; [W]$ , and the claim follows by **Prop. F.3**.  $\square$

**Proposition F.6.** Let  $R = \text{deps} \cup \text{addr}; \text{sb} \cup \text{psbloc}$ . Then,  $\text{rfe}; R^+; [W] \subseteq \text{rfe}; \text{ppo}$ .

*Proof.* Let  $\langle a, c \rangle \in \text{rfe}; R^+; [W]$ . Let  $b$  be the  $\text{sb}$ -maximal event satisfying  $\langle a, b \rangle \in \text{rfe}$  and  $\langle b, c \rangle \in R^+$ . If  $\langle b, c \rangle \in (\text{deps} \cup \text{addr}; \text{sb}); R^*$ , then we are done by **Prop. F.5**. Otherwise, let  $d$  be the  $\text{sb}$ -maximal element such that  $\langle b, d \rangle \in \text{psbloc}$  and  $\langle d, c \rangle \in R^*$ . Then,  $d \in R$ , and since  $c \in W$ , we have  $\langle d, c \rangle \in R^+$ . The maximality of  $b$  and **SC-PER-LOC** ensure that  $\langle b, d \rangle \in \text{rdw}$ , and so  $\langle b, d \rangle \in \text{ppo}$ . The maximality of  $d$  ensures that  $\langle d, c \rangle \in (\text{deps} \cup \text{addr}; \text{sb}); R^*$ . By **Prop. F.5**, we have  $\langle d, c \rangle \in \text{ppo}$ , and so  $\langle a, c \rangle \in \text{rfe}; \text{ppo}$ .  $\square$

**Proposition F.7.**  $\text{ppo}^?; \text{rbi} \subseteq \text{ppo}; \text{mo}^? \cup \text{mo} \cup \text{rbi}$ .

*Proof.* For any  $n \geq 0$ , let  $\text{ppo}_n$  denote **ppo**-edges that are formed by at most  $n$  basic **ppo** edges ( $\text{ii}_0, \text{ic}_0, \text{ci}_0$ , and  $\text{cc}_0$ ). Then,  $\text{ppo}^? = \bigcup_{n \geq 0} \text{ppo}_n$ . The proof proceeds by induction on  $n$ . For  $n = 0$ , the claim obviously holds. Suppose now that it holds for  $n - 1$ , and let  $\langle a, b \rangle \in \text{ppo}_n$  and  $\langle b, c \rangle \in \text{rbi}$ . Then,  $b$  must be a read event, and so there exists  $a'$  such that  $\langle a, a' \rangle \in \text{ppo}_{n-1}$  and  $\langle a', b \rangle \in \text{ii}_0 \cup \text{ci}_0$ . This leads to five cases:

- $\langle a', b \rangle \in \text{addr}$ . In this case we have  $\langle a', c \rangle \in \text{cc}_0$ , and so  $\langle a, c \rangle \in \text{ppo}$ .
- $\langle a', b \rangle \in \text{rdw}$ . In this case we have  $\langle a', c \rangle \in \text{rbi}$ , and the claim follows by the induction hypothesis.

- $\langle a', b \rangle \in \text{rfi}$ . In this case we have  $\langle a', c \rangle \in \text{mo}$ , and so  $\langle a, c \rangle \in \text{ppo}^?; \text{mo}$ .
- $\langle a', b \rangle \in \text{ctrl}_{\text{isync}}$ . In this case we have  $\langle a', c \rangle \in \text{ci}_0$ , and so  $\langle a, c \rangle \in \text{ppo}$ .
- $\langle a', b \rangle \in \text{detour}$ . In this case we have  $\langle a', c \rangle \in \text{mo}$ , and so  $\langle a, c \rangle \in \text{ppo}^?; \text{mo}$ .  $\square$

## F.2 Additional Properties

**Proposition F.8.**  $\text{rmw} \cap (\text{rb}; \text{mo}) = \emptyset$ .

*Proof.* **POWER-ATOMICITY** condition ensures that  $\text{rmw} \cap (\text{rbe}; \text{moe}) = \emptyset$ . In addition, in every execution we have  $\text{rmw} \subseteq \text{sb}$ ,  $\text{rbe}; \text{sb} \not\subseteq \text{sb}$ ,  $\text{sb}; \text{moe} \not\subseteq \text{sb}$ , and  $\text{sb}; \text{sb} \not\subseteq \text{rmw}$ . It follows that  $\text{rmw} \cap (\text{rb}; \text{mo}) = \emptyset$ .  $\square$

**Proposition F.9.** Let  $R \in \{\text{sync}, \text{fence}\}$ . Then,  $R; \text{hb}_p^*; \text{rbi} \subseteq R; \text{hb}_p^*; \text{mo}^?$ .

*Proof.* We prove by induction on  $n$  that for every  $n \geq 0$ , we have  $R; \text{hb}_p^n; \text{rbi} \subseteq R; \text{hb}_p^*; \text{mo}^?$ . For  $n = 0$ , the claim follows since  $R; \text{rbi} \subseteq R$ . Now, suppose it holds for  $n - 1$ , and let  $a, b, c, d$  such that  $\langle a, b \rangle \in R; \text{hb}_p^{n-1}$ ,  $\langle b, c \rangle \in \text{hb}_p$ , and  $\langle c, d \rangle \in \text{rbi}$ . If  $\langle b, c \rangle \in \text{rfe}$ , then we have  $\langle b, d \rangle \in \text{mo}$ , and so  $\langle a, d \rangle \in R; \text{hb}_p^*; \text{mo}$ . If  $\langle b, c \rangle \in \text{fence}$ , then we have  $\langle b, d \rangle \in \text{fence}$ , and so  $\langle a, d \rangle \in R; \text{hb}_p^*$ . Otherwise, we have  $\langle b, c \rangle \in \text{ppo}$ , and the claim follows using **Prop. F.7** and the induction hypothesis.  $\square$

**Proposition F.10.** *fence is transitive.*

*Proof.* Immediately follows from the definition of *fence*.  $\square$

**Proposition F.11.**  $\text{fence}; \text{hb}_p^* \subseteq \text{sb} \cup \text{fence}; [\text{W}]; \text{hb}_p^*$ .

*Proof.* Let  $a, b, c \in E$  such that  $\langle a, b \rangle \in \text{fence}$  and  $\langle b, c \rangle \in \text{hb}_p^*$ . If  $\langle b, c \rangle \in \text{sb}$ , then the claim follows since  $\text{fence} \subseteq \text{sb}$ . Suppose otherwise. Then, there exists  $\langle d, e \rangle \in \text{rfe}$  such that  $\langle b, d \rangle \in \text{hb}_p^* \cap \text{sb}^?$  and  $\langle e, c \rangle \in \text{hb}_p^*$ . It follows that  $\langle a, d \rangle \in \text{fence}$ , and so  $\langle a, c \rangle \in \text{fence}; [\text{W}]; \text{hb}_p^*$ .  $\square$

**Proposition F.12.**  $[\text{RW}]; \text{sb}; (\text{fence}; \text{hb}_p^*)^?; \text{sync} \subseteq (\text{fence}; \text{hb}_p^*)^?; \text{sync}$ .

*Proof.* Immediately follows from the definition of *sync* and **Prop. F.11**.  $\square$

**Proposition F.13.**  $\text{eco}^?; (\text{fence}; \text{hb}_p^*)^?; \text{sync}; \text{hb}_p^*$  is acyclic.

*Proof.* By definition, we have  $\text{eco}^? = (\text{mo} \cup \text{rbe})^?; \text{rf}^? \cup \text{rbi}; \text{rfi}^? \cup \text{rbi}; \text{rfe}$ . Thus, it suffices to show that the union of the following relations is acyclic:

- $A = ((\text{mo} \cup \text{rbe})^?; \text{rf}^? \cup \text{rbi}; \text{rfi}^?); (\text{fence}; \text{hb}_p^*)^?; \text{sync}; \text{hb}_p^*$
- $B = \text{rbi}; \text{rfe}; (\text{fence}; \text{hb}_p^*)^?; \text{sync}; \text{hb}_p^*$

By **Prop. F.9**,  $A; B \subseteq A$ ;  $A$  and  $B$ ;  $B \subseteq B$ ;  $A$ . Hence, it suffices to show that  $A$  is acyclic and  $B$  is irreflexive. Acyclicity of  $A$  follows from Power's **PROPAGATION** condition, since we have  $A \subseteq \text{mo}^?; \text{prop}_2$  (using **Prop. F.12**). Irreflexivity of  $B$  also follows from **PROPAGATION**, using **Prop. F.9**.  $\square$

**Proposition F.14.** Let  $A = \{a \in W \mid \exists b \in F. \langle b, a \rangle \in \text{sb}|_{\text{imm}}; \text{rmw}^?\}$ .

Then,  $(\text{sb}^?; [\text{F}]; \text{sb} \cup [A]; \text{moi}^?); \text{rfe}; \text{hb}_p^*; (\text{sb}; [\text{F}])^?$  is a strict partial order.

*Proof.* Let  $R = (\text{sb}^?; [\text{F}]; \text{sb} \cup [A]; \text{moi}^?); \text{rfe}; \text{hb}_p^*; (\text{sb}; [\text{F}])^?$ . The fact that  $R$  is transitive follows from the following facts (obtained by expanding the relevant definitions):

- $\text{sb}; [\text{F}]; (\text{sb}^?; [\text{F}]; \text{sb} \cup [A]; \text{moi}^?); \text{rfe} \subseteq \text{fence}; \text{rfe} \subseteq \text{hb}_p^+$ .
- $\text{rfe}; \text{hb}_p^*; \text{sb}^?; [\text{F}]; \text{sb}; \text{rfe} \subseteq \text{rfe}; \text{hb}_p^*; \text{fence}; \text{rfe} \subseteq \text{rfe}; \text{hb}_p^*$ .
- $\text{rfe}; \text{hb}_p^*; [A]; \text{moi}^?; \text{rfe} \subseteq \text{rfe}; \text{hb}_p^*; (\text{rmw}; \text{sb} \cup \text{sb}; [\text{F}]; \text{sb}); \text{rfe} \subseteq \text{rfe}; \text{hb}_p^*; (\text{ppo} \cup \text{fence}); \text{rfe} \subseteq \text{rfe}; \text{hb}_p^+$ .

Now, to see that  $R$  is irreflexive, note that  $\langle a, a \rangle \in R$  implies (using these three properties) that  $\langle a, a \rangle \in \text{hb}_p^+$  which contradicts **POWER-NO-THIN-AIR**.  $\square$

**Proposition F.15.**  $\text{eco}; (\text{sb} \cup \text{fence}; \text{hb}_p^*)$  is irreflexive.

*Proof.*  $\mathbf{eco}$ ;  $\mathbf{sb}$  is irreflexive using **SC-PER-LOC**. By **Prop. F.11**, it suffices to show that  $\mathbf{eco}$ ;  $\mathbf{fence}$ ;  $[\mathbf{W}]$ ;  $\mathbf{hb}_p^*$  is irreflexive. Suppose otherwise, and let  $a, b \in E$  such that  $\langle a, b \rangle \in \mathbf{eco}$  and  $\langle b, a \rangle \in \mathbf{fence}$ ;  $[\mathbf{W}]$ ;  $\mathbf{hb}_p^*$ . First, if  $\langle a, b \rangle \in \mathbf{sb}$ , then we have  $\langle a, a \rangle \in \mathbf{fence}$ ;  $\mathbf{hb}_p^* \subseteq \mathbf{hb}_p^+$ , which contradicts **POWER-NO-THIN-AIR**. Suppose otherwise, and consider the possible cases:

- $\langle a, b \rangle \in \mathbf{rfe}$ . In this case we obtain  $\langle a, a \rangle \in \mathbf{hb}_p^+$ , which contradicts **POWER-NO-THIN-AIR**.
- $\langle a, b \rangle \in \mathbf{mo}$ ;  $\mathbf{rf}^?$ . Let  $c \in E$  such that  $\langle a, c \rangle \in \mathbf{mo}$  and  $\langle c, b \rangle \in \mathbf{rf}^?$ . Then, we have  $\langle c, a \rangle \in \mathbf{prop}_1$ , and we obtain that  $\mathbf{mo}$ ;  $\mathbf{prop}_1$  is not irreflexive, which contradicts **PROPAGATION**.
- $\langle a, b \rangle \in \mathbf{rbe}$ ;  $\mathbf{rf}^?$ . Let  $c \in W$  such that  $\langle a, c \rangle \in \mathbf{rbe}$  and  $\langle c, b \rangle \in \mathbf{rf}^?$ . Let  $d \in W$  such that  $\langle b, d \rangle \in \mathbf{fence}$  and  $\langle d, a \rangle \in \mathbf{hb}_p^*$ . Then, we have  $\langle c, d \rangle \in \mathbf{prop}_1$ , and obtain a violation of **OBSERVATION**.
- $\langle a, b \rangle \in \mathbf{rbi}$ ;  $\mathbf{rfe}$ . Let  $c \in W$  such that  $\langle a, c \rangle \in \mathbf{rbi}$  and  $\langle c, b \rangle \in \mathbf{rfe}$ . By **Prop. F.9**, we have  $\langle b, c \rangle \in \mathbf{fence}$ ;  $\mathbf{hb}_p^*$ ;  $\mathbf{mo}^?$ . Let  $d \in E$  such that  $\langle b, d \rangle \in \mathbf{fence}$ ;  $\mathbf{hb}_p^*$  and  $\langle d, c \rangle \in \mathbf{mo}^?$ . Then, we have  $\langle c, d \rangle \in \mathbf{prop}_1$ , and we obtain that  $\mathbf{mo}^?$ ;  $\mathbf{prop}_1$  is not irreflexive, which contradicts **PROPAGATION**.  $\square$

### F.3 Removing Redundant Fences

**Lemma F.1.** *Let  $G$  be a Power execution, and let  $\langle a, b \rangle \in [\mathbf{F}^{\text{sync}}]$ ;  $\mathbf{sb}|_{\text{imm}}$ ;  $[\mathbf{F}^{\text{wsync}}]$ . Let  $G'$  be the execution obtained from  $G$  by removing  $b$  ( $G' = G|_{G.E \setminus \{b\}}$ ). If  $G'$  is Power-consistent, then so is  $G$ .*

*Proof.* Since  $b$ 's immediate  $\mathbf{sb}$ -predecessor is a full fence, we have  $G'.\mathbf{fence} = G.\mathbf{fence}$ . Then, it is easy to see that for every relation  $c$  mentioned in **Def. 5**, we have  $G'.c = G.c$ , and so if  $G'$  is Power-consistent, then so is  $G$ .  $\square$

**Lemma F.2.** *Let  $G$  be a Power execution, and let  $\langle a, b \rangle \in [\mathbf{R}]$ ;  $(\mathbf{sb}|_{\text{imm}} \cap \mathbf{ctrl}_{\text{isync}})$ ;  $[\mathbf{F}]$ . Let  $G'$  be the execution obtained from  $G$  by removing the  $\mathbf{ctrl}_{\text{isync}}$  dependency edges from  $a$  onwards ( $G'.\mathbf{ctrl}_{\text{isync}} = G.\mathbf{ctrl}_{\text{isync}} \setminus (\{a\} \times E)$ ). If  $G'$  is Power-consistent, then so is  $G$ .*

*Proof.* Since  $a$ 's immediate  $\mathbf{sb}$ -successor is a fence, we have  $\langle a, c \rangle \in G.\mathbf{fence}$  for every  $c \in \mathbf{RW}$  such that  $\langle a, c \rangle \in \mathbf{sb}$ . Now, by omitting  $\mathbf{ctrl}_{\text{isync}}$  dependency edges from  $a$  onwards, we may remove  $\mathbf{ppo}$ -edges from  $a$ , but whenever  $\mathbf{ppo}$  is used to form an  $\mathbf{hb}_p$ -edge, it can be replaced by a  $\mathbf{fence}$ -edge. Consequently, for every relation  $c$  mentioned in **Def. 5**, we have  $G'.c = G.c$ , and so if  $G'$  is Power-consistent, then so is  $G$ .  $\square$

## G. Power-before Relation

In this section, we define a relation that we call *Power-before* ( $\mathbf{pb}$ ), and show that if  $\mathbf{pb}$  is acyclic in some execution  $G$  of a program  $P$ , then either  $G$  is RC11-consistent, or  $P$  has undefined behavior under RC11. This relation is the key for showing that **NO-THIN-AIR** holds when proving compilation correctness. (Thus, if one is only interested in weakRC11-consistency, this section can be completely ignored.)

In what follows we assume an execution  $G$ .

$\mathbf{pb}$  is given by:

$$\begin{aligned} \mathbf{psb}_{\text{loc}} &\triangleq \mathbf{sb}|_{\text{loc}}; [\mathbf{R}] \setminus \mathbf{sb}|_{\text{loc}}; [\mathbf{W}]; \mathbf{sb} && \text{(preserved sb-loc)} \\ \mathbf{pbi} &\triangleq \mathbf{deps} \cup \mathbf{addr}; \mathbf{sb} \cup [\mathbf{R}^{\text{r1x}} \cup \mathbf{W}^{\text{rel}} \cup \mathbf{F}]; \mathbf{sb} \cup \mathbf{psb}_{\text{loc}} \cup \mathbf{sb}; [\mathbf{E}^{\text{rel}}] && \text{(internal Power-before)} \\ \mathbf{pb} &\triangleq \mathbf{pbi} \cup \mathbf{rfe} && \text{(Power-before)} \end{aligned}$$

Clearly,  $\mathbf{pb} \subseteq \mathbf{sb} \cup \mathbf{rf}$ , and so  $\mathbf{pb}$  is acyclic in every RC11-consistent execution.

**Proposition G.1.** *If  $G$  is weakRC11-consistent, then  $\mathbf{rf} \subseteq \mathbf{pb}$ .*

*Proof.* **COHERENCE** guarantees that  $\mathbf{rfi} \subseteq \mathbf{psb}_{\text{loc}} \subseteq \mathbf{pbi}$ , and by definition we have  $\mathbf{rfe} \subseteq \mathbf{pb}$ .  $\square$

**Proposition G.2.** *For every weakRC11-consistent execution  $G$ ,  $\mathbf{hb} \subseteq \mathbf{sb} \cup \mathbf{pb}^+$ .*

*Proof.* It suffices to show that  $\mathbf{sb}^?; \mathbf{swe}; \mathbf{sb}^? \subseteq \mathbf{pb}^+$ . By definition, we have

$$\mathbf{sb}^?; \mathbf{swe}; \mathbf{sb}^? \subseteq \mathbf{sb}^?; [\mathbf{E}^{\text{rel}}]; \mathbf{sb}^?; (\mathbf{rf} \cup \mathbf{rmw})^+; [\mathbf{R}^{\text{r1x}}]; \mathbf{sb}^?.$$

The claim follows because we have:

- $\text{sb}^?; [\mathbb{E}^{\exists \text{rel}}]; \text{sb}^? \subseteq \text{pbi}^*$
- $\text{rf} \subseteq \text{pb}$  and  $\text{rmw} \subseteq \text{deps} \subseteq \text{pbi}$ .
- $[\mathbb{R}^{\exists \text{rlx}}]; \text{sb}^? \subseteq \text{pbi}^?$ . □

**Proposition G.3.** *If  $\text{pb}$  is acyclic, but  $\text{sb} \cup \text{rf}$  is cyclic, then  $(\text{rfe}; [\mathbb{R}^{\text{na}}] \setminus \text{hb}); \text{sb} \neq \emptyset$ .*

*Proof.* A cycle in  $\text{sb} \cup \text{rf}$  implies a cycle in  $\text{rfe}; \text{sb}$ . Since  $\text{rfe}; [\mathbb{R}^{\exists \text{rlx}}]; \text{sb}$  and  $(\text{rfe} \cap \text{hb}); \text{sb}$  are contained in  $\text{pb}^+$  (using Prop. G.2 for the latter), there must exist an edge  $\langle a, b \rangle \in \text{rfe}; \text{sb}$  that is neither in  $\text{rfe}; [\mathbb{R}^{\exists \text{rlx}}]; \text{sb}$  nor in  $(\text{rfe} \cap \text{hb}); \text{sb}$ . Then, we have  $\langle a, b \rangle \in (\text{rfe}; [\mathbb{R}^{\text{na}}] \setminus \text{hb}); \text{sb}$ . □

**Lemma G.1.** *Suppose that  $G$  is a weakRC11-consistent execution of a program  $P$ , and that  $\text{pb}$  is acyclic, but  $G$  is not RC11-consistent. Then,  $P$  has undefined behavior under RC11.*

*Proof.* Since  $G$  is weakRC11-consistent but not RC11-consistent, we have that  $\text{sb} \cup \text{rf}$  is cyclic. By Prop. G.3,  $\text{rf}; [\mathbb{R}^{\text{na}}] \not\subseteq \text{hb}$ . We show that this implies that  $P$  has undefined behavior under RC11.

Let  $a_1, \dots, a_n$  be an enumeration of  $\mathbb{E}$  that respects  $\text{pb}$  (that is,  $i < j$  whenever  $\langle a_i, a_j \rangle \in \text{pb}^+$ ). For every  $1 \leq i \leq n$ , let  $E_i = \{a_1, \dots, a_i\}$ . Let  $k$  be the minimal index such that  $[E_k]; \text{rf}; [\mathbb{R}^{\text{na}}]; [E_k] \not\subseteq \text{hb}$ . Then, we have  $\langle a_j, a_k \rangle \in \text{rf}; [\mathbb{R}^{\text{na}}] \setminus \text{hb}$  for some  $j < k$ . Let  $B = \text{dom}(\text{sb}^?; [E_k])$  and  $H = B \setminus E_k$ .

**Claim 1:**  $h \in \mathbb{R}^{\text{na}} \cup \mathbb{W}^{\exists \text{rlx}}$  for every  $h \in H$ .

**Proof:** Otherwise, since  $[\mathbb{R}^{\exists \text{rlx}} \cup \mathbb{W}^{\exists \text{rel}} \cup \mathbb{F}]; \text{sb} \subseteq \text{pb}$ , we would obtain  $\langle h, a \rangle \in \text{pb}$  for some  $a \in E_k$ . This contradicts the fact that  $h \notin E_k$ . □

**Claim 2:**  $\langle h, b \rangle \notin \text{sb}^?$  for every  $h \in H$  and  $b \in B \cap (\mathbb{E}^{\exists \text{rel}})$ .

**Proof:** Suppose otherwise. Let  $a \in E_k$  such that  $\langle b, a \rangle \in \text{sb}^?$ . It follows that  $\langle h, a \rangle \in \text{sb}^?; \mathbb{E}^{\exists \text{rel}}; \text{sb}^?$ , and so  $\langle h, a \rangle \in \text{pb}^*$ . Hence,  $h \in E_k$  as well, which contradicts our assumption. □

**Claim 3:**  $\langle h, b \rangle \notin \text{deps}^*; \text{ctrl}$  for every  $h \in H$  and  $b \in B$ .

**Proof:** Suppose otherwise. Let  $a \in E_k$  such that  $\langle b, a \rangle \in \text{sb}^?$ . Since  $\text{ctrl}; \text{sb}^? \subseteq \text{ctrl}$ , it follows that  $\langle h, a \rangle \in \text{deps}^+$ , and so  $\langle h, a \rangle \in \text{pb}^+$ . This contradicts the fact that  $h \notin E_k$ . □

**Claim 4:**  $\langle h, b \rangle \notin \text{deps}^*; \text{addr}$  for every  $h \in H$  and  $b \in B$ .

**Proof:** Suppose otherwise. Let  $a \in E_k$  such that  $\langle b, a \rangle \in \text{sb}^?$ . Then,  $\langle h, a \rangle \in \text{deps}^*; \text{addr}; \text{sb}^? \subseteq \text{pb}^+$ . This contradicts the fact that  $h \notin E_k$ . □

Let  $h_1, \dots, h_m$  be an enumeration of  $H$  that respects  $\text{sb}$ , and let  $H_i = \{h_1, \dots, h_i\}$  for every  $0 \leq i \leq m$ .

**Claim 5:** For every  $1 \leq i \leq m$ ,  $h_i \notin \text{dom}(\text{deps}^+; [E_k \cup H_{i-1}])$ .

**Proof:** Suppose otherwise, and let  $a \in E_k \cup H_{i-1}$  such that  $\langle h_i, a \rangle \in \text{deps}^+$ . Then,  $\langle h_i, a \rangle \in \text{pb}^+$ . If  $a \in E_k$ , then  $h_i \in E_k$  as well, which contradicts our assumption. Hence, we have  $a \in H_{i-1}$ . This contradicts the fact that the  $h_i$ 's enumeration respects  $\text{sb}$ . □

**Claim 6:** Let  $1 \leq i \leq m$ , and let  $x = \text{loc}(h_i)$ . Let  $a \in (E_k \cup H_{i-1}) \cap \mathbb{R}_x$  and suppose that  $\langle h_i, a \rangle \in \text{sb}$ . Then,  $\langle h_i, a \rangle \in \text{sb}; [(E_k \cup H_{i-1}) \cap \mathbb{W}_x]; \text{sb}$ .

**Proof:** Suppose otherwise. Let  $i \leq j \leq m$  be the maximal index satisfying  $h_j \in \mathbb{E}_x$ ,  $\langle h_i, h_j \rangle \in \text{sb}^?$  and  $\langle h_j, a \rangle \in \text{sb}$ . Then,  $\langle h_j, a \rangle \in \text{psbloc}$ , and so  $\langle h_j, a \rangle \in \text{pb}$ . If  $a \in E_k$ , then  $h_j \in E_k$  as well, which contradicts our assumption. Hence, we have  $a \in H_{i-1}$ . This contradicts the fact that the  $h_i$ 's enumeration respects  $\text{sb}$ . □

For every  $1 \leq i \leq n$ , let and  $G_i = G|_{E_i}$ . Since  $G.\text{rf} \subseteq G.\text{pb}$  (Prop. G.1), all the  $G_i$ 's are weakRC11-consistent. Additionally,  $G_i.\text{pb}$  is acyclic for every  $1 \leq i \leq n$ .

We inductively construct a sequences of labeling functions  $\text{lab}_0, \dots, \text{lab}_m : B \rightarrow \text{Label}$  and executions  $G'_0, \dots, G'_m$  such that the following hold:

1. For every  $0 \leq i \leq m$ ,  $G'_i.\mathbb{E} = E_k \cup H_i$ .



2. For every  $0 \leq i \leq m$ ,  $G'_i.\text{lab} = \text{lab}_i|_{G'_i.E}$ .
3. For every  $0 \leq i \leq m$ ,  $G'_i$  is  $\text{RC}_{\text{na}}$ -consistent.
4. For every  $0 \leq i \leq m$ ,  $\langle a_j, a_k \rangle, \langle a_k, a_j \rangle \notin G'_i.\text{hb}$ .
5. For every  $0 \leq i \leq m$ ,  $\text{lab}_i(G|_B)$  is an execution of  $P$ .
6. For every  $0 \leq i \leq m$ ,  $G.\text{rmw}^{-1}; G'_i.\text{rf}^{-1}; G'_i.\text{rf}; G.\text{rmw} \subseteq [G.E]$ .

Finally, we would obtain that  $G'_m$  is a racy  $\text{RC}_{\text{na}}$ -consistent execution with  $G'_m.E = B$ , and  $\text{lab}_m(G|_B) = G'_m.\text{lab}(G|_B)$  is an execution of  $P$ . Hence,  $G'_m$  is an execution of  $P$ , and by [Lemma D.1](#),  $G'_m$  is  $\text{RC11}$ -consistent or  $P$  has undefined behavior under  $\text{RC11}$ . Since  $G'_m$  is racy, in any case we would obtain that  $P$  has undefined behavior under  $\text{RC11}$ .

First, we define  $\text{lab}_0$  and  $G'_0$ . The minimality of  $k$  and [Prop. G.3](#) ensure that  $G_{k-1}$  is  $\text{RC11}$ -consistent. Hence, [Lemma D.4](#) ensures that there exists some event  $b \in E_k$  such that the execution  $G'$  given by  $G'.c = G_k.c$  for every  $c \in \{E, \text{sb}, \text{rmw}, \text{data}, \text{addr}, \text{ctrl}, \text{mo}\}$ ,  $G'.\text{lab} = G_k.\text{lab}[a_k \mapsto \text{R}^{\text{na}}(G.\text{loc}(a_k), G.\text{val}_w(b))]$ , and  $G'.\text{rf} = G_k.\text{rf} \cup \{\langle b, a_k \rangle\}$  is  $\text{RC}_{\text{na}}$ -consistent. In addition,  $a_k \notin \text{dom}(G|_B.\text{deps})$  (since it is  $G.\text{pb}$  maximal in  $G|_B$ ). By [Assumption B.1](#), there exists a reevaluation  $\text{lab}$  of  $G.\text{lab}$  such that  $\text{lab}(G|_B)$  is an execution of  $P$ ,  $\text{lab}(G|_B).\text{val}_r(a_k) = G.\text{val}_w(b)$ , and  $\text{lab}(c) = G|_B.\text{lab}(c)$  for every  $c \in B \setminus \{a_k\}$ . We take  $\text{lab}_0 = \text{lab}$  and  $G'_0 = G'$ . It is straightforward to see that  $\text{lab}$  and  $G'$  satisfy the six conditions above. In particular,  $G|_B.\text{rmw}^{-1}; G'_0.\text{rf}^{-1}; G'_0.\text{rf}; G|_B.\text{rmw} \subseteq [G.E]$  follows from the fact that  $G$  satisfies [ATOMICITY](#). Additionally, by [Prop. C.4](#),  $G'.\text{hb} = G_k.\text{hb}$ , and so, we have  $\langle a_j, a_k \rangle, \langle a_k, a_j \rangle \notin G'.\text{hb}$ .

Next, let  $1 \leq i \leq m$ , and suppose that  $\text{lab}_{i-1}$  and  $G'_{i-1}$  are defined. We construct  $\text{lab}_i$  and  $G'_i$ . By Claim 1 above, we have  $h_i \in G.\text{R}^{\text{na}} \cup G.\text{W}^{\text{rel}}$ . Let  $G_i^*$  be the execution obtained from  $G'_{i-1}$  by adding the event  $h_i$ , labeled with  $\text{lab}_{i-1}(h_i)$ , and the  $\text{sb}$ ,  $\text{rmw}$ , and dependency edges from/to  $h_i$  as in  $G|_B$ . By Claim 2 above, we also have  $h_i \notin \text{dom}(G_i^*.\text{sb}; [G_i^*.E^{\text{rel}}])$ . Let  $x = G.\text{loc}(h_i)$ , and consider the two cases:

$h_i \in G.\text{R}^{\text{na}}$ : Since  $G'_{i-1}$  is  $\text{RC}_{\text{na}}$ -consistent, [Lemma D.4](#) ensures that there exists some event  $b \in E_k \cup H_{i-1}$  such that the execution  $G'$  given by  $G'.E = E_k \cup H_i$ ,  $G'.\text{lab} = G'_{i-1}.\text{lab} \cup \{h_i \mapsto \text{R}^{\text{na}}(x, G_i^*.\text{val}_w(b))\}$ ,  $G'.c = G_i^*.c$  for every  $c \in \{\text{sb}, \text{rmw}, \text{data}, \text{addr}, \text{ctrl}, \text{mo}\}$ , and  $G'.\text{rf} = G_i^*.\text{rf} \cup \{\langle b, a_k \rangle\}$  is  $\text{RC}_{\text{na}}$ -consistent. In addition, by Claims 3 and 4 above, we have that  $h_i \notin \text{dom}(G|_B.\text{deps}^*; (G|_B.\text{ctrl} \cup G|_B.\text{addr}))$ . By [Assumption B.1](#), there exists a reevaluation  $\text{lab}$  of  $\text{lab}_{i-1}$  such that  $\text{lab}(G|_B)$  is an execution of  $P$ ,  $\text{lab}(G|_B).\text{val}_r(h_i) = G.\text{val}_w(b)$ , and  $\text{lab}(c) = \text{lab}_{i-1}(c)$  for every  $c$  such that  $\langle h_i, c \rangle \notin G|_B.\text{deps}^+$ . We take  $\text{lab}_i = \text{lab}$  and  $G'_i = G'$ . Again, it is straightforward to see that  $\text{lab}$  and  $G'$  satisfy the required conditions. In particular,  $G'_i.\text{lab} = \text{lab}_i|_{G'_i.E}$  follows from the fact that  $G'_{i-1}.\text{lab} = \text{lab}_{i-1}|_{E_k \cup H_{i-1}}$ , and Claim 5 above. In addition, by [Prop. C.5](#), we have  $[G'_{i-1}.E]; G'.\text{hb}; [G'_{i-1}.E] = G'_{i-1}.\text{hb}$ , and so, we have  $\langle a_j, a_k \rangle, \langle a_k, a_j \rangle \notin G'.\text{hb}$ .

$h_i \in G.\text{W}^{\text{rel}}$ : By Claim 6 above, we have that for every  $b \in G_i^*.E$ , if  $\langle h_i, b \rangle \in G_i^*.\text{sb}; [G_i^*.\text{R}_x]$  then  $\langle a, b \rangle \in G_i^*.\text{sb}; [G_i^*.\text{W}_x]; G_i^*.\text{sb}$ . Thus, since  $G'_{i-1}$  is  $\text{RC}_{\text{na}}$ -consistent, and  $G.\text{rmw}^{-1}; G'_{i-1}.\text{rf}^{-1}; G'_{i-1}.\text{rf}; G.\text{rmw} \subseteq [G.E]$ , [Lemmas D.2](#) and [D.3](#) ensure that there exists  $T \subseteq G_i^*.\text{W}_x \times G_i^*.\text{W}_x$  such that the execution  $G'$  given by  $G'.E = E_k \cup H_i$ ,  $G'.\text{lab} = \text{lab}_{i-1}|_{G'.E}$ ,  $G'.c = G_i^*.c$  for every  $c \in \{\text{sb}, \text{rmw}, \text{data}, \text{addr}, \text{ctrl}\}$ ,  $G'.\text{rf} = G'_{i-1}.\text{rf}$ , and  $G_i^*.\text{mo} = G'_{i-1}.\text{mo} \cup T$  is  $\text{RC}_{\text{na}}$ -consistent. We take  $\text{lab}_i = \text{lab}_{i-1}$  and  $G'_i = G'$ . It is straightforward to see that  $\text{lab}_{i-1}$  and  $G'$  satisfy the required conditions. In particular, [Prop. C.3](#) guarantees that  $\langle a_j, a_k \rangle, \langle a_k, a_j \rangle \notin G'.\text{hb}$ .  $\square$

## H. Proof of Compilation Correctness

**Lemma H.1.** *Let  $G$  be an execution without SC accesses. Let  $G_p$  be a Power-execution. Suppose that the following hold:*

- $G.\text{R} = G_p.\text{R}$ ,  $G.\text{W} = G_p.\text{W}$ ,  $G.\text{sb} \subseteq G_p.\text{sb}$ ,  $G.\text{rmw} = G_p.\text{rmw}$ ,  $G.\text{rf} = G_p.\text{rf}$ , and  $G.\text{mo} = G_p.\text{mo}$ .
- $G.\text{data} \subseteq G_p.\text{data}$ ,  $G.\text{addr} \subseteq G_p.\text{addr}$ , and  $G.\text{ctrl} \subseteq G_p.\text{ctrl}$ .
- $G.\text{rmw}; G.\text{sb} \subseteq G_p.\text{ctrl}$ .
- $G.\text{F}^{\text{sc}} \subseteq G_p.\text{F}^{\text{lsync}}$  and  $G.\text{F}^{\text{sc}} = G_p.\text{F}^{\text{sync}}$ .
- $G.\text{W}^{\text{rel}} \subseteq A$  where  $A = \{a \in G_p.\text{W} \mid \exists b \in G_p.\text{F}. \langle b, a \rangle \in G_p.\text{sb}|_{\text{imm}; G_p.\text{rmw}^?}\}$ .

- $[G.R^{rlx} \setminus G.At]; G.sb \subseteq G_p.ctrl$ .
- $[G.R^{acq}]; G.sb \subseteq G_p.rmw^?; G_p.ctrl_{isync}$ .

Then:

- $G$  and  $G_p$  have the same outcome.
- If  $G_p$  is Power-consistent, then  $G$  is weakRC11-consistent and  $G.pb$  is acyclic.

*Proof.* The first claim easily follows from our definitions. Suppose that  $G_p$  is Power-consistent. Before proving the second claim, we present some properties relating  $G$  and  $G_p$ .

1.  $G.swe; G.sb^? \subseteq (G_p.sb^?; [G_p.F]; G_p.sb \cup [A]; G_p.moi^?); G_p.rfe; G_p.hb_p^*; (G_p.sb; [G_p.F])^?$   
(follows from the definition of **sw**)
2.  $G.hb \subseteq G_p.sb \cup (G_p.sb^?; [G_p.F]; G_p.sb \cup ([A] \cup G_p.rmw); G_p.moi^?); G_p.rfe; G_p.hb_p^*; (G_p.sb; [G_p.F])^?$   
(follows from **Item 1** using **Prop. F.14**; note that  $G_p.sb; [A] \subseteq G_p.sb^?; [F]; G_p.sb \cup G_p.rmw$ )
3.  $[G.RW]; (G.sb \setminus G.rmw); G.hb^? \subseteq G_p.sb \cup G_p.fence; G_p.hb_p^*; (G_p.sb; [G_p.F])^?$   
(again follows from **Item 1** using **Prop. F.14**)
4.  $[G.F^{sc}]; G.hb; [G.RW] \subseteq [G_p.F^{sync}]; G_p.sb; G_p.hb_p^*; [G_p.RW]$   
(easily follows from **Item 2**)

In addition, in order to apply **Prop. C.2** in the proof below, we note that:

- $[G.W]; G.sb|_{loc}; [G.W] \subseteq G.mo$ : Indeed, we have  $[G.W]; G.sb|_{loc}; [G.W] = [G_p.W]; G_p.sb|_{loc}; [G_p.W]$  and  $G.mo = G_p.mo$ , and the claim follows by Power's **SC-PER-LOC** condition.
- $G.rmw \subseteq G.rb$ : Indeed, we have  $G.rmw = G_p.rmw$  and  $G.rb = G_p.rb$ , and the claim follows by Power's **SC-PER-LOC** and the fact that  $G$  is complete.

Next, we show that  $G$  is weakRC11-consistent. Clearly, it is complete (since  $G.R = G_p.R$  and  $G.rf = G_p.rf$ ).

**COHERENCE.** We show that  $G.eco^?; G.hb$  is irreflexive. The irreflexivity of  $G.hb$  follows from **Prop. F.14**.

Now, applying **Prop. C.2**, it suffices to show that  $G.eco \cup G.eco; (G.sb \setminus G.rmw); G.hb^?$  is irreflexive. First,  $G.eco = G_p.eco$  is irreflexive because of **SC-PER-LOC**. Second, by property 3 above, we have  $G.eco; (G.sb \setminus G.rmw); G.hb^?; [G.RW] \subseteq G_p.eco; (G_p.sb \cup G_p.fence; G_p.hb_p^*)$ . By **Prop. F.15**,  $G_p.eco; (G_p.sb \cup G_p.fence; G_p.hb_p^*)$  is irreflexive.

**ATOMICITY.** By **Prop. F.8**, we have  $G_p.rmw \cap (G_p.rb; G_p.mo) = \emptyset$ . Then,  $G.rmw \cap (G.rb; G.mo) = \emptyset$  immediately follows since  $G.rmw = G_p.rmw$ ,  $G.rb = G_p.rb$ , and  $G.mo = G_p.mo$ .

**SC.** We show that  $G.psc$  is acyclic. Assuming no SC accesses, we have  $G.psc = R_1 \cup R_2$  where  $R_1 = [G.F^{sc}]; G.hb; G.eco; G.hb; [G.F^{sc}]$  and  $R_2 = [G.F^{sc}]; G.hb; [G.F^{sc}]$ . Since  $R_2$  is irreflexive and  $R_2^+; R_1 \subseteq R_1$ , it suffices to prove the acyclicity of  $R_1$ . To this end, we show that  $G.eco; G.hb; [G.F^{sc}]; G.hb; [G.RW]$  is acyclic. Applying **Prop. C.2**, it suffices to show that  $G.eco; (G.sb \setminus G.rmw); G.hb^?; [G.F^{sc}]; G.hb; [G.RW]$  is acyclic. Using properties 3-4 above (and applying several simple simplifications), it suffices to show that the following relation is acyclic:

$$G_p.eco; (G_p.fence; G_p.hb_p^*)^?; G_p.sb; [G_p.F^{sync}]; G_p.sb; G_p.hb_p^*; [G_p.RW].$$

Using the definition of **sync**, this relation is equal to:

$$G_p.eco; (G_p.fence; G_p.hb_p^*)^?; G_p.sync; G_p.hb_p^*; [G_p.RW].$$

Its acyclicity then follows by **Prop. F.13**.

Next, we show that  $G.pb$  is acyclic. Suppose otherwise. Then, there are  $a_1, \dots, a_n$  such that  $\langle a_i, a_{i+1} \rangle \in G.rfe; G.pbi^+$  for every  $1 \leq i \leq n$  (where  $a_{n+1} = a_1$ ). We show that  $\langle a_i, a_{i+1} \rangle \in G_p.hb_p^+$  for every  $1 \leq i \leq n$  (which contradicts **POWER-NO-THIN-AIR**). Let  $1 \leq i \leq n$ , and let  $b \in E$  such that  $\langle a_i, b \rangle \in G.rfe = G_p.rfe$  and  $\langle b, a_{i+1} \rangle \in G.pbi^+$ . If  $\langle b, a_{i+1} \rangle \in G_p.fence$ , then we are done since  $G_p.rfe, G_p.fence \subseteq G_p.hb_p$ . Otherwise, it follows that  $\langle b, a_{i+1} \rangle \in (G_p.deps \cup G_p.addr; G_p.sb \cup G_p.psbloc)^+$ . By **Prop. F.6**, we have  $\langle a_i, a_{i+1} \rangle \in G_p.rfe; G_p.ppo \subseteq G_p.hb_p^+$ .  $\square$

**Lemma H.2.** *Given a program  $P$  without SC accesses, every outcome of  $\langle P \rangle$  under Power is an outcome of  $P$  under RC11.*

*Proof.* Given a full Power-consistent Power execution  $G_p$  of  $\langle P \rangle$ , the compilation scheme (see Fig. 7) ensures that there exists some full execution  $G$  of  $P$  for which the properties of Lemma H.1 hold. Here we assumed that all RMW write attempts (`stwcx.`) succeed in the first attempt. Indeed, otherwise, one could always remove the RMW reads (`lwarx.`) that precede the failed `stwcx.` attempts while preserving Power-consistency as well as the outcome of the execution. Now, Lemma H.1 ensures that  $G$  has the same outcome as  $G_p$ ,  $G$  is weakRC11-consistent, and  $G.pb$  is acyclic. By Lemma G.1, either  $G.sb \cup G.rf$  is acyclic (and NO-THIN-AIR holds) or  $P$  has undefined behavior under RC11. In any case, we obtain that the outcome of  $G_p$  is an outcome of  $P$  under RC11.  $\square$

## I. Proofs for §7 (Correctness of Program Transformations)

In this appendix, we state (and outline the proofs of) the properties that ensure the soundness of the transformations discussed in §7. For this purpose, it is technically convenient to employ a different presentation of RMWs, that treat them as *single events* (like in C11). To this end, we consider RMW-executions, defined as the executions in §3, with the following exceptions:

- Labels in RMW-executions may also be  $RMW^o(x, v_r, v_w)$  where  $o \in \{rlx, acq, rel, acqrel, sc\}$ . Both sets  $G.R$  and  $G.W$  include all events  $a$  with  $\text{typ}(a) = \text{RMW}$ , while  $G.RMW$  denotes the set of all events  $a$  with  $\text{typ}(a) = \text{RMW}$ .
- RMW-executions do not include an `rmw` component.

RC11-consistency for RMW-executions is also defined as for executions, with the following exceptions:

- $G.rb \triangleq rf^{-1}; mo \setminus [E]$ .
- Instead of ATOMICITY we now require:  
 $rf \cap (mo; mo) = \emptyset.$  (ATOMICITY-RMW)

The rest of the notions are defined for RMW-executions exactly as for executions above.

There exists a trivial one-to-one correspondence, denoted by  $\sim$ , between executions according to §3 and RMW-executions (the latter are obtained by collapsing `rmw`-edges to single RMW events).

**Proposition I.1.** *Suppose that  $G \sim G^{RMW}$  for some execution  $G$  and RMW-execution  $G^{RMW}$ . Then:*

- $G$  is RC11-consistent iff  $G^{RMW}$  is RC11-consistent.
- $G$  is racy iff  $G^{RMW}$  is racy.

Using this correspondence, we may define and prove the correctness of transformations on RMW-executions.

**Lemma I.1 (Strengthening).** *Let  $G_{tgt}$  be an RMW-execution, obtained from an RMW-execution  $G_{src}$  by strengthening some access/fence modes ( $G_{src}.mod(a) \sqsubseteq G_{tgt}.mod(a)$  for every  $a \in G_{src}.E$ ). Then:*

- If  $G_{tgt}$  is RC11-consistent, then so is  $G_{src}$ .
- If  $G_{tgt}$  is racy, then so is  $G_{src}$ .

*Proof.* Easily follows from our definitions, because both properties are monotone with respect to the mode ordering.  $\square$

**Lemma I.2 (Sequentialization).** *Let  $G_{tgt}$  be an RMW-execution, and let  $\langle a, b \rangle \in sb \setminus sb; sb$ . Let  $G_{src}$  be the RMW-execution obtained from  $G$  by removing the `sb`-edge  $\langle a, b \rangle$ . Then:*

- If  $G_{tgt}$  is RC11-consistent, then so is  $G_{src}$ .
- If  $G_{tgt}$  is racy, then so is  $G_{src}$ .

*Proof.* Easily follows from our definitions, because both properties are monotone with respect to `sb`.  $\square$

Next, to state the soundness of *deordering* transformations, we use the following definition of adjacency.

**Definition I.1.** Let  $R$  be a strict partial order on a set  $A$ . A pair  $\langle a, b \rangle \in A \times A$  is called  $R$ -adjacent if the following hold for every  $c \in A$ :

- If  $\langle c, a \rangle \in R$  then  $\langle c, b \rangle \in R$ .
- If  $\langle b, c \rangle \in R$  then  $\langle a, c \rangle \in R$ .

**Lemma I.3** (Non-load-store deordering). *Let  $G_{\text{tgt}}$  be an RMW-execution, and let  $a, b \in G_{\text{tgt}}.E$  such that  $\langle a, b \rangle$  is  $G_{\text{tgt}}.\text{sb}$ -adjacent. Let  $G_{\text{src}}$  be the RMW-execution obtained from  $G_{\text{src}}$  by adding an sb-edge  $\langle a, b \rangle$ . Suppose that the labels of  $a$  and  $b$  form a deorderable pair according to [Table 1](#), except for the load-store deorderable pairs (R; W, R; RMW, and RMW; W). Then:*

- If  $G_{\text{tgt}}$  is RC11-consistent, then so is  $G_{\text{src}}$ .
- If  $G_{\text{tgt}}$  is racy, then so is  $G_{\text{src}}$ .

*Proof.* It is straightforward to verify that all components and derived relations in  $G_{\text{src}}$  are identical to those of  $G_{\text{tgt}}$  except for:  $G_{\text{src}}.\text{sb} = G_{\text{tgt}}.\text{sb} \cup \{\langle a, b \rangle\}$  and  $G_{\text{src}}.\text{hb} = G_{\text{tgt}}.\text{hb} \cup \{\langle a, b \rangle\}$ . Then, the fact that  $G_{\text{src}}$  is RC11-consistent, easily follows from the fact that  $G_{\text{tgt}}$  is RC11-consistent. In particular, since  $a, b$  is not a load-store deorderable pair, assuming that  $G_{\text{tgt}}$  satisfies **NO-THIN-AIR**, we cannot have  $\langle b, a \rangle \in (G_{\text{src}}.\text{sb} \cup G_{\text{src}}.\text{rf})^+$ , so the additional sb-edge  $\langle a, b \rangle$  cannot close an  $\text{sb} \cup \text{rf}$  cycle. Finally, since  $G_{\text{src}}.\text{race} = G_{\text{tgt}}.\text{race}$ , we have that  $G_{\text{src}}$  is racy if  $G_{\text{tgt}}$  is racy.  $\square$

**Lemma I.4** (Load-store deordering). *Let  $G_{\text{tgt}}$  be an RMW-execution, and let  $a, b \in G_{\text{tgt}}.E$  such that  $\langle a, b \rangle$  is  $G_{\text{tgt}}.\text{sb}$ -adjacent. Let  $G_{\text{src}}$  be the RMW-execution obtained from  $G_{\text{src}}$  by adding an sb-edge  $\langle a, b \rangle$ . Suppose that the labels of  $a$  and  $b$  form a load-store deorderable pair (R; W, R; RMW, or RMW; W) according to [Table 1](#). Then:*

- If  $G_{\text{tgt}}$  is RC11-consistent, then  $G_{\text{src}}$  is weakRC11-consistent and  $G_{\text{src}}.\text{pb}$  is acyclic.
- If  $G_{\text{tgt}}$  is racy, then so is  $G_{\text{src}}$ .

*Proof.* The proof is similar to the proof of [Lemma I.3](#). The fact that  $G_{\text{src}}$  is weakRC11-consistent follows from the fact that  $G_{\text{tgt}}$  is RC11-consistent. In addition, since  $G_{\text{src}}.\text{pb} = G_{\text{tgt}}.\text{pb} \subseteq G_{\text{tgt}}.\text{sb} \cup G_{\text{tgt}}.\text{rf}$ , assuming that  $G_{\text{tgt}}$  satisfies **NO-THIN-AIR**, we have that  $G_{\text{src}}.\text{pb}$  is acyclic.  $\square$

Using [Lemma G.1](#), one obtains the soundness of load-store deordering according to [Table 1](#).

**Notation I.1.** For a binary relation  $R$  on a set  $A$  and an element  $a \in A$ , we denote by  $R_a^\uparrow$  the set  $\{b \in A \mid \langle b, a \rangle \in R\}$ , and by  $R_a^\downarrow$  the set  $\{b \in A \mid \langle a, b \rangle \in R\}$ .

**Lemma I.5** (Read-read merging). *Let  $G_{\text{tgt}}$  be an RC11-consistent RMW-execution. Let  $a \in R \setminus \text{RMW}$ , and let  $a' \in E$  such that  $\langle a', a \rangle \in \text{rf}$ . Let  $b \notin E$ , and let  $G_{\text{src}}$  be the RMW-execution satisfying:*

- $G_{\text{src}}.E = G_{\text{tgt}}.E \uplus \{b\}$ .
- $G_{\text{src}}.\text{lab} = G_{\text{tgt}}.\text{lab} \cup \{b \mapsto G_{\text{tgt}}.\text{lab}(a)\}$ .
- $G_{\text{src}}.\text{sb} = G_{\text{tgt}}.\text{sb} \cup \{\langle a, b \rangle\} \cup (G_{\text{tgt}}.\text{sb}_a^\uparrow \times \{b\}) \cup (\{b\} \times G_{\text{tgt}}.\text{sb}_a^\downarrow)$ .
- $G_{\text{src}}.\text{rf} = G_{\text{tgt}}.\text{rf} \cup \{\langle a', b \rangle\}$ .
- $G_{\text{src}}.\text{mo} = G_{\text{tgt}}.\text{mo}$ .

*Then,  $G_{\text{src}}$  is RC11-consistent, and it is racy if  $G_{\text{tgt}}$  is racy.*

*Proof.* By definition,  $G_{\text{src}}$  is complete, and **ATOMICITY-RMW** holds (since  $G_{\text{src}}.\text{mo} = G_{\text{tgt}}.\text{mo}$  and  $b \notin G_{\text{src}}.R \setminus G_{\text{src}}.\text{RMW}$ ). It is also easy to see that we have:

- $G_{\text{src}}.\text{eco} = G_{\text{tgt}}.\text{eco} \cup (G_{\text{tgt}}.\text{eco}_a^\uparrow \times \{b\}) \cup (\{b\} \times G_{\text{tgt}}.\text{eco}_a^\downarrow)$ .
- $G_{\text{src}}.\text{hb} = G_{\text{tgt}}.\text{hb} \cup \{\langle a, b \rangle\} \cup (G_{\text{tgt}}.\text{hb}_a^\uparrow \times \{b\}) \cup (\{b\} \times G_{\text{tgt}}.\text{hb}_a^\downarrow)$ .

Hence,  $G_{\text{src}}$  satisfies **COHERENCE**. To see that **NO-THIN-AIR** holds, note that if we had  $\langle b, a \rangle \in (G_{\text{src}}.\text{sb} \cup G_{\text{src}}.\text{rf})^+$ , then we would have  $\langle a, a \rangle \in (G_{\text{tgt}}.\text{sb} \cup G_{\text{tgt}}.\text{rf})^+$ ; and, similarly, if we had  $\langle b, a' \rangle \in (G_{\text{src}}.\text{sb} \cup G_{\text{src}}.\text{rf})^+$ , then we would have  $\langle a, a' \rangle \in (G_{\text{tgt}}.\text{sb} \cup G_{\text{tgt}}.\text{rf})^+$ . It remains to show that  $G_{\text{src}}.\text{psc}$  is acyclic. If  $G_{\text{tgt}}.\text{mod}(a) \neq \text{sc}$ , then we have  $G_{\text{src}}.\text{psc} = G_{\text{tgt}}.\text{psc}$ , and the claim follows since  $G_{\text{tgt}}$  satisfies **SC**. Otherwise, we have:

- $G_{\text{src}}.\text{psc} = G_{\text{tgt}}.\text{psc} \cup \{\langle a, b \rangle\} \cup (G_{\text{tgt}}.\text{psc}_a^\uparrow \times \{b\}) \cup (\{b\} \times G_{\text{tgt}}.\text{psc}_a^\downarrow)$ .

This implies that a  $G_{\text{src}}.\text{psc} \cup G_{\text{src}}.\text{psc}$  cycle would imply a  $G_{\text{tgt}}.\text{psc} \cup G_{\text{tgt}}.\text{psc}$  cycle. Finally, if  $\langle c, b \rangle \in G_{\text{src}}.\text{race}$ , then we have  $\langle c, a \rangle \in G_{\text{tgt}}.\text{race}$ .  $\square$

**Lemma I.6** (Write-write merging). *Let  $G_{\text{tgt}}$  be an RC11-consistent RMW-execution. Let  $b \in W \setminus \text{RMW}$ ,  $a \notin E$ , and  $v \in \text{Val}$ . Let  $G_{\text{src}}$  be the RMW-execution satisfying:*

- $G_{\text{src}}.E = G_{\text{tgt}}.E \uplus \{a\}$ .
- $G_{\text{src}}.\text{lab} = G_{\text{tgt}}.\text{lab} \cup \{a \mapsto W^{G_{\text{tgt}}.\text{mod}(b)}(G_{\text{tgt}}.\text{loc}(b), v)\}$ .
- $G_{\text{src}}.\text{sb} = G_{\text{tgt}}.\text{sb} \cup \{\langle a, b \rangle\} \cup (G_{\text{tgt}}.\text{sb}_b^\uparrow \times \{a\}) \cup (\{a\} \times G_{\text{tgt}}.\text{sb}_b^\downarrow)$ .
- $G_{\text{src}}.\text{rf} = G_{\text{tgt}}.\text{rf}$ .
- $G_{\text{src}}.\text{mo} = G_{\text{tgt}}.\text{mo} \cup \{\langle a, b \rangle\} \cup (G_{\text{tgt}}.\text{mo}_b^\uparrow \times \{a\}) \cup (\{a\} \times G_{\text{tgt}}.\text{mo}_b^\downarrow)$ .

Then,  $G_{\text{src}}$  is RC11-consistent, and it is racy if  $G_{\text{tgt}}$  is racy.

*Proof.* By definition,  $G_{\text{src}}$  is complete. To see that **ATOMICITY-RMW** holds, note that we have  $G_{\text{src}}.\text{mo}; G_{\text{src}}.\text{mo}; [\text{RMW}] \subseteq G_{\text{tgt}}.\text{mo}; G_{\text{tgt}}.\text{mo} \cup (\{a\} \times G_{\text{src}}.E)$ , and that  $a$  has no outgoing **rf**-edges. It is also easy to see that we have:

- $G_{\text{src}}.\text{eco} = G_{\text{tgt}}.\text{eco} \cup \{\langle a, b \rangle\} \cup (G_{\text{tgt}}.\text{eco}_a^\uparrow \times \{b\}) \cup (\{b\} \times G_{\text{tgt}}.\text{eco}_a^\downarrow)$ .
- $G_{\text{src}}.\text{hb} = G_{\text{tgt}}.\text{hb} \cup \{\langle a, b \rangle\} \cup (G_{\text{tgt}}.\text{hb}_a^\uparrow \times \{b\}) \cup (\{b\} \times G_{\text{tgt}}.\text{hb}_a^\downarrow)$ .

Hence,  $G_{\text{src}}$  satisfies **COHERENCE**. To see that **NO-THIN-AIR** holds, note that if we had  $\langle b, a \rangle \in (G_{\text{src}}.\text{sb} \cup G_{\text{src}}.\text{rf})^+$ , then we would have  $\langle b, b \rangle \in (G_{\text{tgt}}.\text{sb} \cup G_{\text{tgt}}.\text{rf})^+$ . It remains to show that  $G_{\text{src}}.\text{psc}$  is acyclic. If  $G_{\text{tgt}}.\text{mod}(a) \neq \text{sc}$ , then we have  $G_{\text{src}}.\text{psc} = G_{\text{tgt}}.\text{psc}$ , and the claim follows since  $G_{\text{tgt}}$  satisfies **SC**. Otherwise, we have:

- $G_{\text{src}}.\text{psc} = G_{\text{tgt}}.\text{psc} \cup \{\langle a, b \rangle\} \cup (G_{\text{tgt}}.\text{psc}_a^\uparrow \times \{b\}) \cup (\{b\} \times G_{\text{tgt}}.\text{psc}_a^\downarrow)$ .

This implies that a  $G_{\text{src}}.\text{psc} \cup G_{\text{src}}.\text{psc}$  cycle would imply a  $G_{\text{tgt}}.\text{psc} \cup G_{\text{tgt}}.\text{psc}$  cycle. Finally, if  $\langle c, b \rangle \in G_{\text{src}}.\text{race}$ , then we have  $\langle c, a \rangle \in G_{\text{tgt}}.\text{race}$ .  $\square$

**Lemma I.7** (Write/RMW-read merging). *Let  $G_{\text{tgt}}$  be an RC11-consistent RMW-execution. Let  $a \in W$  and  $b \notin E$ . Let  $o \in \text{Ord}$ , such that:*

- If  $\text{typ}(a) = W$  and  $o = \text{sc}$ , then  $\text{mod}(a) = \text{sc}$ .
- If  $\text{typ}(a) = \text{RMW}$ , then  $o \sqsubseteq \text{mod}(a)$ .

Let  $G_{\text{src}}$  be the RMW-execution satisfying:

- $G_{\text{src}}.E = G_{\text{tgt}}.E \uplus \{b\}$ .
- $G_{\text{src}}.\text{lab} = G_{\text{tgt}}.\text{lab} \cup \{b \mapsto R^o(G_{\text{tgt}}.\text{loc}(a), G_{\text{tgt}}.\text{val}_w(a))\}$ .
- $G_{\text{src}}.\text{sb} = G_{\text{tgt}}.\text{sb} \cup \{\langle a, b \rangle\} \cup (G_{\text{tgt}}.\text{sb}_a^\uparrow \times \{b\}) \cup (\{b\} \times G_{\text{tgt}}.\text{sb}_a^\downarrow)$ .
- $G_{\text{src}}.\text{rf} = G_{\text{tgt}}.\text{rf} \cup \{\langle a, b \rangle\}$ .
- $G_{\text{src}}.\text{mo} = G_{\text{tgt}}.\text{mo}$ .

Then,  $G_{\text{src}}$  is RC11-consistent, and it is racy if  $G_{\text{tgt}}$  is racy.

*Proof.* Similar to the proof of **Lemma I.5**.  $\square$

**Lemma I.8** (Write-RMW merging). *Let  $G_{\text{tgt}}$  be an RC11-consistent RMW-execution. Let  $b \in W \setminus \text{RMW}$ ,  $a \notin E$ ,  $v \in \text{Val}$ , and  $o \in \text{Ord}$  such that  $o_w = \text{mod}(b)$ . Let  $G_{\text{src}}$  be the RMW-execution satisfying:*

- $G_{\text{src}}.E = G_{\text{tgt}}.E \uplus \{a\}$ .
- $G_{\text{src}}.\text{lab} = G_{\text{tgt}}.\text{lab} \cup \{b \mapsto \text{RMW}^o(G_{\text{tgt}}.\text{loc}(b), v, G_{\text{tgt}}.\text{val}_w(b))\} \cup \{a \mapsto W^{o_w}(G_{\text{tgt}}.\text{loc}(b), v)\}$ .
- $G_{\text{src}}.\text{sb} = G_{\text{tgt}}.\text{sb} \cup \{\langle a, b \rangle\} \cup (G_{\text{tgt}}.\text{sb}_b^\uparrow \times \{a\}) \cup (\{a\} \times G_{\text{tgt}}.\text{sb}_b^\downarrow)$ .
- $G_{\text{src}}.\text{rf} = G_{\text{tgt}}.\text{rf} \cup \{\langle a, b \rangle\}$ .
- $G_{\text{src}}.\text{mo} = G_{\text{tgt}}.\text{mo} \cup \{\langle a, b \rangle\} \cup (G_{\text{tgt}}.\text{mo}_b^\uparrow \times \{a\}) \cup (\{a\} \times G_{\text{tgt}}.\text{mo}_b^\downarrow)$ .

Then,  $G_{\text{src}}$  is RC11-consistent, and it is racy if  $G_{\text{tgt}}$  is racy.

*Proof.* By definition,  $G_{\text{src}}$  is complete. To see that **ATOMICITY-RMW** holds, note that we have  $G_{\text{src}}.\text{mo}; G_{\text{src}}.\text{mo}; [\text{RMW}] \subseteq G_{\text{tgt}}.\text{mo}; G_{\text{tgt}}.\text{mo} \cup (\{a\} \times G_{\text{src}}.E) \cup (G_{\text{src}}.E \times \{b\})$ , and that  $a$  has only an **rf**-edge to its immediate  $G_{\text{src}}.\text{mo}$ -successor  $b$ . The rest of the properties are proved as in the proof of **Lemma I.6**.  $\square$

**Lemma I.9** (RMW-RMW merging). *Let  $G_{\text{tgt}}$  be an RC11-consistent RMW-execution. Let  $a \in \mathbf{E}$  with  $\text{lab}(a) = \text{RMW}^o(x, v_r, v_w)$ . Let  $b \notin \mathbf{E}$  and  $v \in \mathbf{Val}$ , and let  $G_{\text{src}}$  be the RMW-execution satisfying:*

- $G_{\text{src}}.\mathbf{E} = G_{\text{tgt}}.\mathbf{E} \uplus \{b\}$ .
- $G_{\text{src}}.\text{lab} = G_{\text{tgt}}.\text{lab}[a \mapsto \text{RMW}^o(x, v_r, v)] \cup \{b \mapsto \text{RMW}^o(x, v, v_w)\}$ .
- $G_{\text{src}}.\text{sb} = G_{\text{tgt}}.\text{sb} \cup \{\langle a, b \rangle\} \cup (G_{\text{tgt}}.\text{sb}_a^\uparrow \times \{b\}) \cup (\{b\} \times G_{\text{tgt}}.\text{sb}_a^\downarrow)$ .
- $G_{\text{src}}.\text{rf} = G_{\text{tgt}}.\text{rf} \cup \{\langle a, b \rangle\}$ .
- $G_{\text{src}}.\text{mo} = G_{\text{tgt}}.\text{mo} \cup \{\langle a, b \rangle\} \cup (G_{\text{tgt}}.\text{mo}_a^\uparrow \times \{b\}) \cup (\{b\} \times G_{\text{tgt}}.\text{mo}_a^\downarrow)$ .

Then,  $G_{\text{src}}$  is RC11-consistent, and it is racy if  $G_{\text{tgt}}$  is racy.

**Lemma I.10** (Fence-fence merging). *Let  $G_{\text{tgt}}$  be an RC11-consistent RMW-execution. Let  $a \in \mathbf{F}$ ,  $b \notin \mathbf{E}$ , and let  $G_{\text{src}}$  be the RMW-execution satisfying:*

- $G_{\text{src}}.\mathbf{E} = G_{\text{tgt}}.\mathbf{E} \uplus \{b\}$ .
- $G_{\text{src}}.\text{lab} = G_{\text{tgt}}.\text{lab} \cup \{b \mapsto G_{\text{tgt}}.\text{lab}(a)\}$ .
- $G_{\text{src}}.\text{sb} = G_{\text{tgt}}.\text{sb} \cup \{\langle a, b \rangle\} \cup (G_{\text{tgt}}.\text{sb}_a^\uparrow \times \{b\}) \cup (\{b\} \times G_{\text{tgt}}.\text{sb}_a^\downarrow)$ .
- $G_{\text{src}}.\text{rf} = G_{\text{tgt}}.\text{rf}$ .
- $G_{\text{src}}.\text{mo} = G_{\text{tgt}}.\text{mo}$ .

Then,  $G_{\text{src}}$  is RC11-consistent, and it is racy if  $G_{\text{tgt}}$  is racy.

*Proof.* By definition,  $G_{\text{src}}$  is complete, and **ATOMICITY-RMW** holds since  $G_{\text{src}}.\text{rf} = G_{\text{tgt}}.\text{rf}$  and  $G_{\text{src}}.\text{mo} = G_{\text{tgt}}.\text{mo}$ . It is also easy to see that we have  $G_{\text{src}}.\text{eco} = G_{\text{tgt}}.\text{eco}$  and:

- $G_{\text{src}}.\text{hb} = G_{\text{tgt}}.\text{hb} \cup \{\langle a, b \rangle\} \cup (G_{\text{tgt}}.\text{hb}_a^\uparrow \times \{b\}) \cup (\{b\} \times G_{\text{tgt}}.\text{hb}_a^\downarrow)$ .

Hence,  $G_{\text{src}}$  satisfies **COHERENCE**. To see that **NO-THIN-AIR** holds, note that if we had  $\langle b, a \rangle \in G_{\text{src}}.\text{sb} \cup G_{\text{src}}.\text{rf}$ , then we would have  $\langle a, a \rangle \in G_{\text{tgt}}.\text{sb} \cup G_{\text{tgt}}.\text{rf}$ . It remains to show that  $G_{\text{src}}.\text{psc}$  is acyclic. If  $G_{\text{tgt}}.\text{mod}(a) \neq \text{sc}$ , then we have  $G_{\text{src}}.\text{psc} = G_{\text{tgt}}.\text{psc}$ , and the claim follows since  $G_{\text{tgt}}$  satisfies **SC**. Otherwise, we have:

- $G_{\text{src}}.\text{psc} = G_{\text{tgt}}.\text{psc} \cup \{\langle a, b \rangle\} \cup (G_{\text{tgt}}.\text{psc}_a^\uparrow \times \{b\}) \cup (\{b\} \times G_{\text{tgt}}.\text{psc}_a^\downarrow)$ .

This implies that a  $G_{\text{src}}.\text{psc} \cup G_{\text{src}}.\text{psc}$  cycle would imply a  $G_{\text{tgt}}.\text{psc} \cup G_{\text{tgt}}.\text{psc}$  cycle. Finally,  $G_{\text{src}}.\text{race} = G_{\text{tgt}}.\text{race}$ , so  $G_{\text{src}}$  is racy if  $G_{\text{tgt}}$  is racy.  $\square$

Soundness of register promotion is proved in two steps. First, we show that if all accesses to some location are in one thread, then they can be safely weakened to non-atomic accesses. Second, we show that these non-atomic accesses can be safely removed (replaced by register assignments at the program level).

**Lemma I.11** (Register promotion-a). *Let  $G_{\text{tgt}}$  be an RC11-consistent RMW-execution. Suppose that all accesses to some location  $x$  are related by  $G_{\text{tgt}}.\text{sb}$ . Let  $G_{\text{src}}$  be the RMW-execution obtained by strengthening the accesses mode of all accesses to  $x$  to **sc**. Then,  $G_{\text{src}}$  is RC11-consistent, and it is racy if  $G_{\text{tgt}}$  is racy.*

*Proof.* By definition, we have  $G_{\text{src}}.\text{c} = G_{\text{tgt}}.\text{c}$  for  $\text{c} \in \{\text{sb}, \text{rf}, \text{mo}, \text{eco}\}$ . It is also easy to see that  $G_{\text{src}}.\text{hb} = G_{\text{tgt}}.\text{hb}$ . Hence,  $G_{\text{src}}$  is complete, and **ATOMICITY, COHERENCE, NO-THIN-AIR** hold for  $G_{\text{src}}$  since they hold for  $G_{\text{tgt}}$ . To see that  $G_{\text{src}}.\text{psc}$  is acyclic, it suffices to note that  $G_{\text{src}}.\text{psc} \subseteq G_{\text{tgt}}.\text{psc} \cup G_{\text{tgt}}.\text{sb}$  (acyclicity of  $G_{\text{tgt}}.\text{psc} \cup G_{\text{tgt}}.\text{sb}$  follows from the acyclicity of  $G_{\text{tgt}}.\text{psc}$  since  $\text{psc}; \text{sb}; \text{psc} \subseteq \text{psc}^+$  in every execution). Finally, if  $\langle a, b \rangle \in G_{\text{tgt}}.\text{race}$  and  $\text{na} \in \{G_{\text{tgt}}.\text{mod}(a), G_{\text{tgt}}.\text{mod}(b)\}$ , then the same holds in  $G_{\text{src}}$ : we must have  $\text{loc}(a) \neq x$  if  $\langle a, b \rangle \notin G_{\text{tgt}}.\text{hb} \cup (G_{\text{tgt}}.\text{hb})^{-1}$ .  $\square$

**Lemma I.12** (Register promotion-b). *Let  $G_{\text{tgt}}$  be an RC11-consistent RMW-execution. Let  $x \in \mathbf{Loc}$  and let  $X = \{b \in \mathbf{E} \mid \text{loc}(b) = x\}$ . Suppose that all accesses in  $X$  are related by  $G_{\text{tgt}}.\text{sb}$ . Let  $a \notin \mathbf{E}$ , let  $G_{\text{src}}$  be an RMW-execution satisfying:*

- $G_{\text{src}}.\mathbf{E} = G_{\text{tgt}}.\mathbf{E} \uplus \{a\}$ .
- $G_{\text{src}}.\text{lab} = G_{\text{tgt}}.\text{lab} \cup \{a \mapsto L\}$  where  $L$  is some access label with mode  $\text{na}$  and location  $x$ .
- $G_{\text{src}}.\text{sb} \supset G_{\text{tgt}}.\text{sb}$  and every event in  $X$  is  $G_{\text{src}}.\text{sb}$ -related to  $a$ .
- $G_{\text{src}}.\text{rf} = G_{\text{tgt}}.\text{rf}$  if  $G_{\text{src}}.\text{typ}(a) = \mathbf{W} \setminus \text{RMW}$ ,  
and otherwise  $G_{\text{src}}.\text{rf} = G_{\text{tgt}}.\text{rf} \cup \{(\max_{G_{\text{src}}.\text{sb}} G_{\text{src}}.\text{sb}_a^\uparrow, a)\}$ .

- $G_{\text{src}}.\text{mo} = G_{\text{tgt}}.\text{mo}$  if  $G_{\text{src}}.\text{typ}(a) = \text{R} \setminus \text{RMW}$ ,  
and otherwise  $G_{\text{src}}.\text{mo} = G_{\text{tgt}}.\text{mo} \cup (G_{\text{src}}.\text{sb}_a^\uparrow \times \{a\}) \cup (\{a\} \times G_{\text{src}}.\text{sb}_a^\downarrow)$ .

Then,  $G_{\text{src}}$  is RC11-consistent, and it is racy if  $G_{\text{tgt}}$  is racy.

*Proof.* Easily follows from our definitions.  $\square$

## J. Proofs for §8 (Programming Guarantees)

**Theorem 3.** *If in all SC-consistent executions of a program  $P$ , every race  $\langle a, b \rangle$  has  $\text{mod}(a) = \text{mod}(b) = \text{sc}$ , then the outcomes of  $P$  under RC11 coincide with those under SC.*

*Proof.* Let  $P$  be a program, and suppose that every race  $\langle a, b \rangle$  in some SC-consistent execution of  $P$  has  $\text{mod}(a) = \text{mod}(b) = \text{sc}$ . We prove that  $P$  has no weak behaviors. Suppose toward a contradiction that there exists an execution  $G$  of  $P$  that is RC11-consistent but not SC-consistent. (Note that if  $P$  has undefined behavior under RC11, then there exists a racy RC11-consistent execution of  $P$ , and our assumption ensures that this execution is not SC-consistent.)

We call an execution  $G'$  is a *prefix* of an execution  $G$  if it is obtained by restricting  $G$  to a set  $E$  of events that contains the set  $E_0$  of initialization events, and is closed with respect to  $G.\text{sb} \cup G.\text{rf}$  ( $a \in E$  whenever  $b \in E$  and  $\langle a, b \rangle \in G.\text{sb} \cup G.\text{rf}$ ). It is easy to show that  $G'$  is RC11-consistent, provided that  $G$  is RC11-consistent.

**Notation J.1.** For an execution  $G$ ,  $G.\text{rf}|_{\text{sc}}$  denotes the restriction of  $G.\text{rf}$  to SC accesses ( $G.\text{rf}|_{\text{sc}} = [G.\text{E}^{\text{sc}}]; G.\text{rf}; [G.\text{E}^{\text{sc}}]$ ). A similar notation is used for  $G.\text{mo}$  and  $G.\text{rb}$ .

For a set of events  $E$ , let  $\Pi(E)$  denote the set of all pairs  $\langle a, b \rangle \in E \times E$  of conflicting events, such that  $\{G.\text{mod}(a), G.\text{mod}(b)\} \neq \{\text{sc}\}$  and  $\langle a, b \rangle, \langle b, a \rangle \notin (G.\text{sb} \cup G.\text{rf}|_{\text{sc}})^+$ . Let  $a_1, \dots, a_n$  be an enumeration of  $E \setminus E_0$  that respects  $G.\text{sb} \cup G.\text{rf}$  (that is,  $i < j$  whenever  $\langle a_i, a_j \rangle \in G.\text{sb} \cup G.\text{rf}$ ). For every  $1 \leq i \leq n$ , let  $E_i = E_0 \cup \{a_1, \dots, a_i\}$  and  $G_i = G|_{E_i}$ . Since the  $G_i$ 's are all prefixes of  $G$ , all of them are RC11-consistent.

**Claim:** For every  $1 \leq i \leq n$ , if  $\Pi(E_i) = \emptyset$  then  $G_i$  is SC-consistent.

**Proof:** Suppose that  $\Pi(E_i) = \emptyset$ . Since  $G$  satisfies **COHERENCE**, it follows that:

- $G_i.\text{rf} \subseteq (G.\text{sb} \cup G.\text{rf}|_{\text{sc}})^+$ .
- $G_i.\text{mo} \subseteq (G.\text{sb} \cup G.\text{rf}|_{\text{sc}})^+ \cup G.\text{mo}|_{\text{sc}}$ .
- $G_i.\text{rb} \subseteq (G.\text{sb} \cup G.\text{rf}|_{\text{sc}})^+ \cup G.\text{rb}|_{\text{sc}}$ .

Hence, we have  $G_i.\text{sb} \cup G_i.\text{rf} \cup G_i.\text{mo} \cup G_i.\text{rb} \subseteq R^+$ , where  $R = G.\text{sb} \cup G.\text{rf}|_{\text{sc}} \cup G.\text{mo}|_{\text{sc}} \cup G.\text{rb}|_{\text{sc}}$ . Since  $G$  satisfies the **SC** condition, we have that  $R$  is acyclic, and so  $G_i$  is SC-consistent (**ATOMICITY** holds since it holds for  $G$ ).  $\square$

Now, since  $G$  is not SC-consistent, we have  $\Pi(G.E) \neq \emptyset$ . Let  $k = \min\{i \mid \Pi(E_i) \neq \emptyset\}$ . Then,  $\Pi(E_{k-1}) = \emptyset$  (and so,  $G_{k-1}$  is SC-consistent), and there exists some  $j < k$ , such that  $a_j$  and  $a_k$  are conflicting,  $\{G.\text{mod}(a_j), G.\text{mod}(a_k)\} \neq \{\text{sc}\}$ , and  $\langle a_j, a_k \rangle, \langle a_k, a_j \rangle \notin (G.\text{sb} \cup G.\text{rf}|_{\text{sc}})^+$ . Let  $B = \{b \in E_k \mid \langle b, a_k \rangle \in G.\text{sb}\}$ . Since  $\langle a_j, a_k \rangle \notin (G.\text{sb} \cup G.\text{rf}|_{\text{sc}})^+$ , and  $G_{k-1}.\text{rf} \subseteq (G.\text{sb} \cup G.\text{rf}|_{\text{sc}})^+$ , we have  $\langle a_j, b \rangle \notin (G.\text{sb} \cup G.\text{rf})^+$  for every event  $b \in B$ . Let  $x = \text{loc}(a_k)$ , and consider two cases:

- $\text{typ}(a_k) = \text{W}$ :

**Claim:**  $\langle a_j, a_k \rangle \in G_k.\text{race}$ .

**Proof:** Clearly, we have  $\langle a_k, a_j \rangle \notin (G_k.\text{sb} \cup G_k.\text{rf})^+$  ( $a_k$  has no outgoing sb and rf edges in  $G_k$ ). In addition, we have  $\langle a_j, a_k \rangle \notin (G_k.\text{sb} \cup G_k.\text{rf})^+$  (otherwise,  $\langle a_j, b \rangle \in (G.\text{sb} \cup G.\text{rf})^+$  for some  $b \in B$ ).  $\square$

**Claim:**  $G_k$  is not SC-consistent.

**Proof:** Since  $\langle a_j, a_k \rangle \in G_k.\text{race}$  and  $\{G.\text{mod}(a_j), G.\text{mod}(a_k)\} \neq \{\text{sc}\}$ , the claim follows from our assumption.  $\square$

**Claim:**  $a_k \notin G.\text{At}$ .

**Proof:** Suppose otherwise, and let  $b \in G.E$  such that  $\langle b, a_k \rangle \in \text{rmw}$ . Since  $G_k$  is not SC-consistent, but  $G_{k-1}$  is SC-consistent, it must be the case that  $\langle a_k, c \rangle \in G.\text{mo}$  and  $\langle c, a_k \rangle \in (G.\text{sb} \cup G.\text{rf} \cup G.\text{mo} \cup G.\text{rb})^+$  for some  $c \in E_{k-1}$ . Let  $d \in E_{k-1}$  such that  $\langle c, d \rangle \in (G.\text{sb} \cup G.\text{rf} \cup G.\text{mo} \cup G.\text{rb})^*$  and  $\langle d, a_k \rangle \in G.\text{sb} \cup G.\text{mo} \cup G.\text{rb}$ . Then, we also have  $\langle c, d \rangle \in (G_{k-1}.\text{sb} \cup G_{k-1}.\text{rf} \cup G_{k-1}.\text{mo} \cup G_{k-1}.\text{rb})^*$ . If  $\langle d, a_k \rangle \in G.\text{mo} \cup G.\text{rb}$ , then we obtain  $\langle d, c \rangle \in G.\text{mo} \cup G.\text{rb}$ , and so  $\langle d, c \rangle \in G_{k-1}.\text{mo} \cup G_{k-1}.\text{rb}$ , which contradicts the fact that  $G_{k-1}$  is SC-consistent. Otherwise,  $\langle d, a_k \rangle \in G.\text{sb}$ . It follows that  $\langle d, b \rangle \in G.\text{sb}^?$ . Now, **COHERENCE** ensures that  $G.\text{rmw} \subseteq G.\text{rb}$ , and it follows that  $\langle b, c \rangle \in G.\text{rb}$ . Hence,  $\langle b, c \rangle \in G_{k-1}.\text{rb}$ , which again contradicts the fact that  $G_{k-1}$  is SC-consistent.  $\square$

Let  $G'_k$  be the extension of  $G_{k-1}$  with the event  $a_k$  (with the same label as in  $G_k$ ), the sb-edges of  $G_k$ , and the mo-edges  $\{\langle a, a_k \rangle \mid a \in G_{k-1}.W_x\}$ . It is easy to see that  $G'_k$  is SC-consistent as well (in particular, it is important here that  $a_k \notin G.\text{At}$ ). Except for mo, it is identical to  $G_k$ , and so it is an execution of  $P$  and  $\langle a_j, a_k \rangle \in G'_k.\text{race}$ . Since  $\{G.\text{mod}(a_j), G.\text{mod}(a_k)\} \neq \{\text{sc}\}$ , this contradicts our assumption.

- $\text{typ}(a_k) = \text{R}$ :

In this case, we must have  $\text{typ}(a_j) = \text{W}$ . Let

$$E = \{a \in G.E \mid \langle a, a_k \rangle \in (G.\text{sb} \cup G_{k-1}.\text{rf})^* \vee \langle a, a_j \rangle \in (G.\text{sb} \cup G_{k-1}.\text{rf})^*\}.$$

Let  $G'$  be the restriction of  $G_k$  to the events in  $E$ . Since  $G'|_{E \setminus \{a_k\}}$  is a prefix of  $G_{k-1}$ , it is SC-consistent. Let  $c = \max_{G.\text{mo}} G'.W_x$ , and consider two cases.

- $c \neq a_j$ :

Let  $G''$  be the execution obtained from  $G'$  by (i) modifying the value read at  $a_k$  to  $\text{val}_w(c)$ , and (ii) adding the reads-from edge  $\langle c, a \rangle$ . It is easy to see that  $G''$  is SC-consistent, and **Assumption B.1** ensures that it is an execution of  $P$ . Additionally,  $\langle a_j, a_k \rangle \notin (G''.\text{sb} \cup G''.\text{rf})^+$  (there are no outgoing sb and rf edges from  $a_j$  in  $G''$ ), and so,  $\langle a_j, a_k \rangle \in G''.\text{race}$ . Since  $\{G.\text{mod}(a_j), G.\text{mod}(a_k)\} \neq \{\text{sc}\}$ , this contradicts our assumption.

- $c = a_j$ :

Let  $d$  be the immediate  $G.\text{mo}$ -predecessor of  $c$ , and let  $G''$  be the execution obtained from  $G'$  by (i) modifying the value read at  $a_k$  to  $\text{val}_w(d)$ , and (ii) adding the reads-from edge  $\langle d, a \rangle$ . Again, it is easy to see that  $G''$  is SC-consistent, and **Assumption B.1** ensures that it is an execution of  $P$ . As in the previous case we obtain a contradiction to our assumption.  $\square$

**Theorem 4.** *Let  $G$  be an RC11-consistent execution. Suppose that for every two distinct shared locations  $x$  and  $y$ ,  $[E_x]; \text{sb}; [E_y] \subseteq \text{sb}; [F^{\text{sc}}]; \text{sb}$ . Then,  $G$  is SC-consistent.*

*Proof.* It suffices to show that  $\text{sb} \cup \text{ecoe}$  is acyclic (recall that  $\text{ecoe} = \text{eco} \setminus \text{sb}$ ). Consider a cycle in  $\text{sb} \cup \text{ecoe}$  of a minimal length. Cycles with at most one  $\text{ecoe}$  edge are ruled out by **COHERENCE**. Hence, our cycle must have at least two  $\text{ecoe}$  edges. Let  $a_1, b_1, a_2, b_2, \dots, a_n, b_n \in E$  (where  $n \geq 2$ ) such that  $\langle a_i, b_i \rangle \in \text{ecoe}$  and  $\langle b_i, a_{i+1} \rangle \in \text{sb}$  for every  $1 \leq i \leq n$  (where we take  $a_{n+1}$  to be  $a_1$ ). The events  $a_1, b_1, \dots, a_n, b_n$  are all accesses to shared locations (since  $\langle a_i, b_i \rangle \in \text{ecoe} \subseteq_{=1\text{oc}}$  for every  $1 \leq i \leq n$ ). In addition, we have  $\text{loc}(b_i) \neq \text{loc}(a_{i+1})$  for every  $1 \leq i \leq n$  (otherwise we would have  $\langle a_i, a_{i+1} \rangle \in \text{ecoe}; \text{sb}|_{1\text{oc}} \subseteq \text{ecoe}$ , which contradicts the minimality of the cycle). Therefore, our assumption entails that there exist  $f_1, \dots, f_n \in F^{\text{sc}}$  such that  $\langle b_i, f_i \rangle \in \text{sb}$  and  $\langle f_i, a_{i+1} \rangle \in \text{sb}$  for every  $1 \leq i \leq n$ . It follows that  $\langle f_i, f_{i+1} \rangle \in [F^{\text{sc}}]; \text{sb}; \text{ecoe}; \text{sb}; [F^{\text{sc}}] \subseteq \text{psc}$  for every  $1 \leq i \leq n$  (where we take  $f_{n+1}$  to be  $f_1$ ). This contradicts the fact that  $G$  satisfies the SC constraint.  $\square$